This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
J.A. Harris and D.R. Smith “Hierarchical Multiprocessor Organization”, “Proc. Fourth Symp. Computer Architecture, Mar. 1977, pp. 11–18.
G.H. Barnes ed al., “The Illiac IV Computer”, IEEE Trans. Computers, Vol. C-17, No. 8 Aug. 1968, pp. 746–757.
H.T. Kung, “The Structure of Parallel Algorithms”, in Advances in Computers, Vol. 19, M.C. Yovits, ed., Academic Press. N.Y.? 1980.
F.P. Preparata and J. Vuillemin. “The Cube-Connected Cycles: A Versatile Network for Parallel Computation.” Comm. ACM, Vol. 24, No. 5, May 1981. pp. 300–309.
H.S. Stone. “Parallel Processing with the Perfect Shuffle”, “IEEE Trans. Compute”, Vol. C-20, No. 2 Feb. 1971, pp. 153–161.
J.H. Patel, “Processor-Memory Interconnections for Multiprocessors “Proc. Sixth Annual Symp. Computer Architecture, Apr. 1979, pp. 168–177.
T. Feng, “Data Manipulating Functions in Parallel Processors and Their Implementations”. IEEE Trans. Computers, Vol. C-23, No. 3, Mar. 1974, pp. 309–318.
D.H. Lawrie, “Access and Alignment of Data in an Array Processor” IEEE Trans. Computers, Vol. C-24, No. 12, Dec. 1975, pp. 1145–1155.
M.C. Pease, “The Indirect Binary n-Cube Microprocessor Array”, IEEE Trans. Computers, Vol. C-26, No. 5 May 1977, pp. 548–573.
C.Wu and T. Feng, “The Reverse-Exchange Interconnection Network”, IEEE Trans. Computers, Vol. C-29, No. 9 Sept. 1980, pp. 801–811.
L.R. Goke and G.J. Lipovski, “Banyan Networks for Partitioning Multiprocessing Systems”, Proc. First Annual Computer Architecture Conf., Dec. 1973, pp. 21–28.
Ciminiera L., Serra A., “Modular Interconnection Networks with Asynchronous Control”, Proc. 14th Hawaii Intern. Conf. on System Sciences, Jan. 1981, pp. 210–218.
Adam III G.B., Siegel H.J., “The Extra Stage Cube: a Fault-Tolerant Interconnection Network for Supersystems”, IEEE Trans. Computers, vol. C-31, n. 5, May 1982, pp. 210–218
R.J. McMillen and H.J. Siegel, “MIP.D Machine Communication Using the Augmented Data Manipulator Network”, Proc. Seventh Symp. Computer Architecture June 1980, pp. 51–58
Ciminiera L., Serra A. “A Fault-Tolerant Connecting Network for Multiprocessor Systems”, Proc. 1982 Intern. Conf. on Parallel Processing, Aug. 1982, pp. 113–122.
Mc Millen R.J., Siegel H.J., “Performance and Fault-Tolerance Improvements in the Inverse Augmented Data Manipulator Network”, Proc. 9th. Ann. Sym. on Computer Architecture, April 1982, pp. 63–72.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1984 Springer-Verlag
About this paper
Cite this paper
Ciminiera, L., Demartini, C., Serra, A. (1984). Interconnection networks for MIMD machines. In: Becker, J.D., Eisele, I. (eds) WOPPLOT 83 Parallel Processing: Logic, Organization, and Technology. Lecture Notes in Physics, vol 196. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0018258
Download citation
DOI: https://doi.org/10.1007/BFb0018258
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-12917-2
Online ISBN: 978-3-540-38803-6
eBook Packages: Springer Book Archive