Interconnection networks for MIMD machines

  • L. Ciminiera
  • C. Demartini
  • A. Serra
Conference paper
Part of the Lecture Notes in Physics book series (LNP, volume 196)


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    J.A. Harris and D.R. Smith “Hierarchical Multiprocessor Organization”, “Proc. Fourth Symp. Computer Architecture, Mar. 1977, pp. 11–18.Google Scholar
  2. 2.
    G.H. Barnes ed al., “The Illiac IV Computer”, IEEE Trans. Computers, Vol. C-17, No. 8 Aug. 1968, pp. 746–757.Google Scholar
  3. 3.
    H.T. Kung, “The Structure of Parallel Algorithms”, in Advances in Computers, Vol. 19, M.C. Yovits, ed., Academic Press. N.Y.? 1980.Google Scholar
  4. 4.
    F.P. Preparata and J. Vuillemin. “The Cube-Connected Cycles: A Versatile Network for Parallel Computation.” Comm. ACM, Vol. 24, No. 5, May 1981. pp. 300–309.CrossRefGoogle Scholar
  5. 5.
    H.S. Stone. “Parallel Processing with the Perfect Shuffle”, “IEEE Trans. Compute”, Vol. C-20, No. 2 Feb. 1971, pp. 153–161.Google Scholar
  6. 6.
    J.H. Patel, “Processor-Memory Interconnections for Multiprocessors “Proc. Sixth Annual Symp. Computer Architecture, Apr. 1979, pp. 168–177.Google Scholar
  7. 7.
    T. Feng, “Data Manipulating Functions in Parallel Processors and Their Implementations”. IEEE Trans. Computers, Vol. C-23, No. 3, Mar. 1974, pp. 309–318.Google Scholar
  8. 8.
    D.H. Lawrie, “Access and Alignment of Data in an Array Processor” IEEE Trans. Computers, Vol. C-24, No. 12, Dec. 1975, pp. 1145–1155.Google Scholar
  9. 9.
    M.C. Pease, “The Indirect Binary n-Cube Microprocessor Array”, IEEE Trans. Computers, Vol. C-26, No. 5 May 1977, pp. 548–573.Google Scholar
  10. 10.
    C.Wu and T. Feng, “The Reverse-Exchange Interconnection Network”, IEEE Trans. Computers, Vol. C-29, No. 9 Sept. 1980, pp. 801–811.Google Scholar
  11. 11.
    L.R. Goke and G.J. Lipovski, “Banyan Networks for Partitioning Multiprocessing Systems”, Proc. First Annual Computer Architecture Conf., Dec. 1973, pp. 21–28.Google Scholar
  12. 12.
    Ciminiera L., Serra A., “Modular Interconnection Networks with Asynchronous Control”, Proc. 14th Hawaii Intern. Conf. on System Sciences, Jan. 1981, pp. 210–218.Google Scholar
  13. 13.
    Adam III G.B., Siegel H.J., “The Extra Stage Cube: a Fault-Tolerant Interconnection Network for Supersystems”, IEEE Trans. Computers, vol. C-31, n. 5, May 1982, pp. 210–218Google Scholar
  14. 14.
    R.J. McMillen and H.J. Siegel, “MIP.D Machine Communication Using the Augmented Data Manipulator Network”, Proc. Seventh Symp. Computer Architecture June 1980, pp. 51–58Google Scholar
  15. 15.
    Ciminiera L., Serra A. “A Fault-Tolerant Connecting Network for Multiprocessor Systems”, Proc. 1982 Intern. Conf. on Parallel Processing, Aug. 1982, pp. 113–122.Google Scholar
  16. 16.
    Mc Millen R.J., Siegel H.J., “Performance and Fault-Tolerance Improvements in the Inverse Augmented Data Manipulator Network”, Proc. 9th. Ann. Sym. on Computer Architecture, April 1982, pp. 63–72.Google Scholar

Copyright information

© Springer-Verlag 1984

Authors and Affiliations

  • L. Ciminiera
    • 1
  • C. Demartini
    • 1
  • A. Serra
    • 1
  1. 1.CENS - Diparimento di Autcmatica e InformaticaPolitecnico di TorinoTorino

Personalised recommendations