Advertisement

Physical and technological restrictions of VSLI

  • I. Eisele
Conference paper
  • 178 Downloads
Part of the Lecture Notes in Physics book series (LNP, volume 196)

Keywords

Parallel Processing Power Dissipation Switching Time Very Large Scale Integrate Planar Technology 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. /1/.
    E.R. Caianiello, Outline of a Theory of Though Processes and Thinking Machines, J. Theor. Biol. 1, 204 (1961).CrossRefPubMedGoogle Scholar
  2. /2/.
    R. Sint, Neurobiologie und Gedächtnis, p. 26, Fischer Verlag (1979).Google Scholar
  3. /3/.
    B. Hoeneisen and C.A. Mead, Limitations in Microelectronics: Bipolar Technology, Solid State Electron. 15, 891 (1972).CrossRefGoogle Scholar
  4. /4/.
    B. Hoeneisen and C.A. Mead, Fundamental Limitations in Microelectronics: MOS Technology, Solid State Electron. 15, 819 (1972).CrossRefGoogle Scholar
  5. /5/.
    W. Müller and I. Eisele, Velocity Saturation in Short Channel Fieldeffecttransistors, Solid State Comm. 34, 447 (1980).CrossRefGoogle Scholar
  6. /6/.
    M. Abe, T. Mimura, N. Yokoyama, K. Suyama, Advanced Device Technology for High Speed GaAs VLSI, Solid State Devices 1982, ESSDERC Meeting, Munich, 13–16 Sept., p. 25 (1982).Google Scholar
  7. /7/.
    O.G. Folberth, Signalfortpflanzung in integrierten Schaltungen, Int. Elektr. Rundschau 28, 9 and 28, 29 (1974).Google Scholar
  8. /8/.
    W.R. Heller, W.F. Mikhail, and W.E. Donath, Proc. 14th Design Automation Conf., New Orleans, 20–22 June (1977).Google Scholar
  9. /9/.
    W.E. Donath, Placement and Average Interconnection Lengths of Computer Logic, IEEE Trans. on Circuits and Systems 26, 272 (1979).CrossRefGoogle Scholar
  10. /10/.
    R.L. Russo, On the Tradeoff between Logic Performance and Circuit to Pin Ratio for LSi, IEEE Trans. Comput. 21, 147 (1972).Google Scholar
  11. /11/.
    R.W. Keyes, GaAs High-Speed Logic, Int. Symp. on Digital Technology, Status and Trends, Oldenburg (München) p. 253 (1981).Google Scholar
  12. /12/.
    J.D. Becker and I. Eisele, Computing with Neural Nets: Design and Technology, Proc. Int. Workshop on Cybernetic Systems, Salerno, 9–12 Dec. (1981).Google Scholar
  13. /13/.
    uR.D. Etchells, J. Griuberg, G.R. Nudd, Development of a ThreeDimensional Circuit Inteqration Technoiogy and Computer Architecture, Soc. of Photographic and Instrumentation Engineers, 282, 64, Washington, April (1981).Google Scholar
  14. /14/.
    G.R. Nudd,in Image Processing from Computation to Integration, Ed. S. Levialdi, Academic Press, in press.Google Scholar
  15. /15/.
    Y. Ota,Silicon Molecular Beam Epitaxy, Thin Solid Films 106, No. 1/2, 3 (1983).CrossRefGoogle Scholar
  16. /16/.
    A. Beck, H. Jungen, B. Bullemer, and I. Eisele, A New Effusion Cell Arrangement for Fast and Accurate Control of Material Evaporation under Vacuum Conditions, J. Vac. Sci. and-Technol. (1984).Google Scholar

Copyright information

© Springer-Verlag 1984

Authors and Affiliations

  • I. Eisele
    • 1
  1. 1.Institute of Physics, Faculty of Electrial EngineeringFederal Armed Forces University MunichGermany

Personalised recommendations