Skip to main content

Physical and technological restrictions of VSLI

  • Conference paper
  • First Online:
WOPPLOT 83 Parallel Processing: Logic, Organization, and Technology

Part of the book series: Lecture Notes in Physics ((LNP,volume 196))

  • 186 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. E.R. Caianiello, Outline of a Theory of Though Processes and Thinking Machines, J. Theor. Biol. 1, 204 (1961).

    Article  PubMed  Google Scholar 

  2. R. Sint, Neurobiologie und Gedächtnis, p. 26, Fischer Verlag (1979).

    Google Scholar 

  3. B. Hoeneisen and C.A. Mead, Limitations in Microelectronics: Bipolar Technology, Solid State Electron. 15, 891 (1972).

    Article  Google Scholar 

  4. B. Hoeneisen and C.A. Mead, Fundamental Limitations in Microelectronics: MOS Technology, Solid State Electron. 15, 819 (1972).

    Article  Google Scholar 

  5. W. Müller and I. Eisele, Velocity Saturation in Short Channel Fieldeffecttransistors, Solid State Comm. 34, 447 (1980).

    Article  Google Scholar 

  6. M. Abe, T. Mimura, N. Yokoyama, K. Suyama, Advanced Device Technology for High Speed GaAs VLSI, Solid State Devices 1982, ESSDERC Meeting, Munich, 13–16 Sept., p. 25 (1982).

    Google Scholar 

  7. O.G. Folberth, Signalfortpflanzung in integrierten Schaltungen, Int. Elektr. Rundschau 28, 9 and 28, 29 (1974).

    Google Scholar 

  8. W.R. Heller, W.F. Mikhail, and W.E. Donath, Proc. 14th Design Automation Conf., New Orleans, 20–22 June (1977).

    Google Scholar 

  9. W.E. Donath, Placement and Average Interconnection Lengths of Computer Logic, IEEE Trans. on Circuits and Systems 26, 272 (1979).

    Article  Google Scholar 

  10. R.L. Russo, On the Tradeoff between Logic Performance and Circuit to Pin Ratio for LSi, IEEE Trans. Comput. 21, 147 (1972).

    Google Scholar 

  11. R.W. Keyes, GaAs High-Speed Logic, Int. Symp. on Digital Technology, Status and Trends, Oldenburg (München) p. 253 (1981).

    Google Scholar 

  12. J.D. Becker and I. Eisele, Computing with Neural Nets: Design and Technology, Proc. Int. Workshop on Cybernetic Systems, Salerno, 9–12 Dec. (1981).

    Google Scholar 

  13. uR.D. Etchells, J. Griuberg, G.R. Nudd, Development of a ThreeDimensional Circuit Inteqration Technoiogy and Computer Architecture, Soc. of Photographic and Instrumentation Engineers, 282, 64, Washington, April (1981).

    Google Scholar 

  14. G.R. Nudd,in Image Processing from Computation to Integration, Ed. S. Levialdi, Academic Press, in press.

    Google Scholar 

  15. Y. Ota,Silicon Molecular Beam Epitaxy, Thin Solid Films 106, No. 1/2, 3 (1983).

    Article  Google Scholar 

  16. A. Beck, H. Jungen, B. Bullemer, and I. Eisele, A New Effusion Cell Arrangement for Fast and Accurate Control of Material Evaporation under Vacuum Conditions, J. Vac. Sci. and-Technol. (1984).

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Jürg D. Becker Ignaz Eisele

Rights and permissions

Reprints and permissions

Copyright information

© 1984 Springer-Verlag

About this paper

Cite this paper

Eisele, I. (1984). Physical and technological restrictions of VSLI. In: Becker, J.D., Eisele, I. (eds) WOPPLOT 83 Parallel Processing: Logic, Organization, and Technology. Lecture Notes in Physics, vol 196. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0018251

Download citation

  • DOI: https://doi.org/10.1007/BFb0018251

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-12917-2

  • Online ISBN: 978-3-540-38803-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics