Skip to main content

Pipelined Implementation of Millar-Rabin Primality Tester Using Altera FPGA Kit

  • 551 Accesses

Part of the Communications in Computer and Information Science book series (CCIS,volume 1208)


Due to the demand for large prime numbers to be used by many public key cryptographic systems such as RSA and SSC (Schmidt-Samoa cryptosystem), this led for the development of fast and reliable methods for primality testing to determine whether a given integer is prime or composite. Many algorithms were proposed by to address the efficient method of testing the primality of the integer number. In this paper, we propose a pipelined reconfigurable FPGA implementation for the primality testing coprocessor using Millar-Rabin method by employing the maximum possible parallelism of the internal operations. The proposed design targeted the \( {\text{ALTERA Cyclone }}\,{\text{IV FPGA}} \) (\( {\text{EP}}4{\text{CGX}}22{\text{CF}}19{\text{C}}7) \) along with \( {\text{Quartus II}} \) simulation package. The proposed design was evaluated in terms of the maximum operational frequency, the total path delay, the total design area and the total thermal power dissipation. The synthesized results revealed that the proposed parallel architecture implementation has recorded: critical path delay of \( 22.65 \,{\text{ns}} \), maximum operational frequency of \( 51.11\,{\text{MHz}} \), hardware design area (number of logic elements) of \( 6184\,{\text{LEs}} \), and total thermal power dissipation estimated as 151.30 mW. Consequently, the proposed PT architecture can be efficiently employed by many public key cryptographic mechanisms.


  • Cryptography
  • Number theory
  • FPGA design
  • Hardware synthesis
  • Primality testing
  • Millar-Rabin algorithm

This is a preview of subscription content, access via your institution.

Buying options

USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions


  1. Gubbi, J., Buyya, R., Marusic, S., Palaniswami, M.: Internet of Things (IoT): a vision, architectural elements, and future directions. Future Gener. Comput. Syst. 29(7), 1645–1660 (2013)

    CrossRef  Google Scholar 

  2. Trappe, W., Washington, L.C.: Introduction to Cryptography with Coding Theory, vol. 1. Prentice Hall, Upper Saddle River (2002). Chapters 1, 4, 5, 7, and 7

    MATH  Google Scholar 

  3. Al-Haija, Q.A., Smadi, M., Al-Ja’fari, M., Al-Shua’ibi, A.: Efficient FPGA implementation of RSA coprocessor using scalable modules. In: Proceedings of the International Symposium on Emerging Internetworks, Communication and Mobility (EICM 2014), pp. 647–654. Elsevier, Amsterdam (2014)

    Google Scholar 

  4. Al-Haija, Q.A., Asad, M.M., Marouf, I.: A systematic expository review of Schmidt-Samoa cryptosystem. Int. J. Math. Sci. Comput. (IJMSC) 4(2), 12–21 (2018). Modern Education and Computer Science Press (MECS)

    Google Scholar 

  5. Menezes, A.J., Van Oorschot, P.C., Vanstone, S.A.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1996)

    MATH  Google Scholar 

  6. Al-Haija, Q.A., Al-Ja’fari, M., Smadi, M.A.: A comparative study up to 1024-bit Euclid’s GCD algorithm FPGA implementation and synthesizing. In: IEEE 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA) (2016)

    Google Scholar 

  7. Marouf, I., Asad, M.M., Bakhuraibah, A., Al-Haija, Q.A.: Cost analysis study of variable parallel prefix adders using Altera Cyclone IV FPGA kit. In: International Conference on Electrical and Computing Technologies and Applications (ICECTA) (2017).

  8. Asad, M.M., Marouf, I., Al-Haija, Q.A.: Radix-8 design alternatives of fast two operands interleaved multiplication with enhanced architecture. Int. J. Adv. Netw. Monit. Controls 4(2), 15–24 (2019). Exeley publication

    CrossRef  Google Scholar 

  9. Ercegrovac, M.D., Lang, T.: Digital Arithmetic. vol. 1, Chapters (1, 5), Morgan Kaufmann Publishers, an Imprint of Elsevier Science (2004)

    Google Scholar 

  10. Asad, M.M., Marouf, I., Al-Haija, Q.A.: Investigation study of feasible prime number testing algorithms. Acta Technica Napocensis Electron. Telecommun. 58(3), 11–15 (2017). Users.Utcluj.Ro/~Atn/Papers/Atn_3_2017_3.Pdf

  11. Agrawal, M.: Primality tests based on Fermat’s little theorem. In: Chaudhuri, S., Das, S.R., Paul, H.S., Tirthapura, S. (eds.) ICDCN 2006. LNCS, vol. 4308, pp. 288–293. Springer, Heidelberg (2006).

    CrossRef  Google Scholar 

  12. Al-Haija, Q.A., AlShuaibi, A., Al Badaw, A.: Frequency analysis of 32-bit modular divider based on extended GCD algorithm for different FPGA chips. Int. J. Comput. Technol. 17, 7133–7139 (2018).

    CrossRef  Google Scholar 

  13. Ishmukhametov, S., Mubarakov, B.: On practical aspects of the Miller-Rabin Primality Test. Lobachevskii J. Math. 34(4), 304–312 (2013)

    CrossRef  MathSciNet  Google Scholar 

  14. Al-Haija, Q.A., Asad, M.M., Marouf, I.: A double stage implementation for 1-K pseudo RNG using LFSR and TRIVIUM. J. Comput. Sci. Control Syst. (JCSCS) 10(1), 1–6 (2018). University of Oradea Publisher

    Google Scholar 

  15. Al-Haija, Q.A., Jebril, N.A., AlShua’ibi, A.: Implementing variable length pseudo random number generator (PRNG) with fixed high frequency (1.44 GHZ) via Vertix-7 FPGA family. In: Network Security and Communication Engineering, pp. 105 –108. CRC Press (2015)

    Google Scholar 

  16. University of Tennessee –Martin (UTM). Prime number testing or Prime curios.

Download references

Author information

Authors and Affiliations


Corresponding author

Correspondence to Qasem Abu Al-Haija .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and Permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Al-Haija, Q.A., Marouf, I., Asad, M.M., Mishra, P. (2020). Pipelined Implementation of Millar-Rabin Primality Tester Using Altera FPGA Kit. In: Thampi, S., Martinez Perez, G., Ko, R., Rawat, D. (eds) Security in Computing and Communications. SSCC 2019. Communications in Computer and Information Science, vol 1208. Springer, Singapore.

Download citation

  • DOI:

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-4824-6

  • Online ISBN: 978-981-15-4825-3

  • eBook Packages: Computer ScienceComputer Science (R0)