Abstract
This paper proposes a novel design which is capable of faster data recovery for high-speed communications such as serializer and deserializer (SerDes). The SerDes is an essential and widely used component in high-speed gigabit communications such as PCIe, Ethernet, passive optical networks (PON), MIPI and HD video streaming interfaces. The high-speed serializer/deserializer is the dominant implementation of I/O interfaces at speeds of 2.5 Gbps and higher. The SerDes works with a source-synchronous interface in which no synchronization clock will be present while transmitting/receiving the data. The SerDes receivers must have the clock and data recovery (CDR) circuit which dynamically extracts the clock and data from the receiving differential serial data. The design in this paper proposes a Nyquist sampling-based architecture that will simultaneously capture the serial data with high redundancy and without any bit loss. The architecture uses an algorithm which also features the adaptive sampling rate independent of the bit duration. The algorithm is capable of estimating the interleaving window between successive bits and significantly analyzes the samples of successive bits and dynamically filters the noisy samples and recovers the bit information and also has the ability to adjust the offset deviations occurred while sampling the serial data. The algorithm is implemented and verified on the SerDes serial receiver at 25 Gbps data rate at 14 nm technology node.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Chang E, Narevsky N, Han J, Alon E (2018) An automated SerDes frontend generator verified with a 16NM instance achieving 15 GB/S at 1.96 PJ/Bit. In: Symposium on VLSI circuits, 2018. Honolulu, IEEE, pp 153–154
Gupta HS, Parmar R, Dave R (2009) High speed LVDS driver for SERDES. In: International conference on emerging trends in electronic and photonic devices and systems. IEEE, Varanasi, pp 92–95
Hou C, Wang Z, Huang K, Zhang C, Wang Z (2014) A 20 GHz PLL for 40 Gbps SerDes application with 4-bit switch-capacitor adaptive controller. In: International conference on electron devices and solid-state circuits. IEEE, Chengdu, pp 1–2
Stauffer DR, Mechler JT, Sorna MA, Dramstad K, Ogilvie CR, Mohammad A, Rockrohr JD (2008) High speed SerDes devices and applications. Springer, USA
Razavi B (2002) Challenges in the design of high-speed clock ad data recovery circuits, communications magazine. IEEE, pp 94–101
Zhihui Z, Yuan W, Junlei Z, Hailing Y, Song J (2010) A clock and data recovery circuit for 3.125 Gb/s RapidIO SerDes. In: International conference of electron devices and solid-state circuits (EDSSC). Hong Kong, IEEE, pp 1–4
Prinzie J et al (2019) A low noise fault tolerant radiation hardened 2.56 Gbps clock-data recovery circuit with high speed feed forward correction in 65 nm CMOS. In: 10th Latin American symposium on circuits & systems (LASCAS). m IEEE, Armenia, Colombia, pp 63–66
Roosevelt G, Roper W, Romanko T (2011) Optimizing high speed serial communication using Honeywell Rad Hard SerDes. In: NASA/ESA conference on adaptive hardware and systems (AHS). San Diego, CA, pp 215–219
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Roopa, K., Siva Krishna Addagattu, R.V., Sunil Kumar, K. (2021). A Robust Architecture Based on Adaptive Recursive Filter for Gigabit Communications. In: Chowdary, P., Chakravarthy, V., Anguera, J., Satapathy, S., Bhateja, V. (eds) Microelectronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 655. Springer, Singapore. https://doi.org/10.1007/978-981-15-3828-5_1
Download citation
DOI: https://doi.org/10.1007/978-981-15-3828-5_1
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-3827-8
Online ISBN: 978-981-15-3828-5
eBook Packages: EngineeringEngineering (R0)