Skip to main content
SpringerLink
Log in

Design Discussion and Performance Research of the Third-Level Cache in a Multi-socket, Multi-core Microchip

  • Conference paper
  • First Online:
Computer Engineering and Technology (NCCET 2019)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 1146))

Included in the following conference series:

Abstract

L3cache is an essential part of microchips, which is integrated into most of the microchips such as Intel and AMD chips. FeiTeng serial microchips is an independent research and designed microchip. Our research is based on a 64-cores multi-socket FeiTeng chip. To increase the performance of this chip, L3cache is designed for this chip. This paper first discusses the design of L3cache. Then two crucial evaluation indexes, the latency and bandwidth, are researched. From the simulation, it can be found that when opening L3cache, the latency can reduce 10% at most compared with the latency when closing L3cahce. Moreover, when opening L3cache, the bandwidth can increase twice under the circumstance of accessing a small amount of data. Considering the analysis, it can be concluded that for a multi-socket, multi-core system, L3cache can largely improve the systemic performance.

This work is supported by HGJ under Grant 2018ZX01029-103.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Mayfield, M.J., O’connell, F.P., Ray, D.S.: Cache prefetching of L2 and L3. Google Patents (2002)

    Google Scholar 

  2. Hwang, K., Jotwani, N.: Advanced Computer Architecture, Third edn. McGraw-Hill Education, New York City (2016)

    Google Scholar 

  3. Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, Sixth edn, pp. 78–148. Morgan Kaufmann Publishers Inc., San Francisco (2017)

    Google Scholar 

  4. Chang, M.T.: Technology implications for large last-level caches. Dissertation, University of Maryland at College Park 2013 (2013)

    Google Scholar 

  5. Chang, M.T., Rosenfeld, P., Lu, S.-L., Jacob, B.: Technology comparison for large last-level caches (L3Cs): low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM. In: 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), pp. 143–154 (2013). https://doi.org/10.1109/hpca.2013.6522314

  6. Ahn, H.K., Choi, S., Jung, S.: Evaluation of STT-MRAM L3 cache in 7 nm FinFET process’. In: 2018 International Conference on Electronics, Information, and Communication (ICEIC), pp. 1–4 (2018)

    Google Scholar 

  7. Schauer, B.: Multicore processors–a necessity, pp. 1–14. ProQuest discovery guides (2008)

    Google Scholar 

  8. Guo, X., Ipek, E., Soyata, T.: Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing. SIGARCH Comput. Archit. News 38(3), 371–382 (2010). https://doi.org/10.1145/1816038.1816012

    Article  Google Scholar 

  9. Sirhan, N.N., Serhan, I.S.: Multi-core processors: concepts and implementations. Int. J. Comput. Sci. Inf. Technol. 10(1), 1–10 (2018). https://doi.org/10.5121/ijcsit.2018.10101

    Article  Google Scholar 

  10. Dropps, F.R., Anderson, M., Malewicki, M.: Packet tunneling for multi-node, multi-socket systems. Google Patents (2019)

    Google Scholar 

  11. Tsien, B., Broussard, B.P., Kalyanasundharam, V.: Multi-node system low power management. Google Patents (2019)

    Google Scholar 

  12. Deb, S., Ganguly, A., Pande, P.P., Belzer, B., Heo, D.: Wireless NoC as interconnection backbone for multicore chips: promises and challenges. IEEE J. Emerg. Sel. Top Circ. Syst. 2(2), 228–239 (2012). https://doi.org/10.1109/JETCAS.2012.2193835

    Article  Google Scholar 

  13. Louri, A., Kodi, A.K.: An optical interconnection network and a modified snooping protocol for the design of large-scale symmetric multiprocessors (SMPs). IEEE Trans. Parallel Distrib. Syst. 15(12), 1093–1104 (2014). https://doi.org/10.1109/TPDS.2004.75

    Article  Google Scholar 

  14. Sokolinsky, L.B.: Analytical estimation of the scalability of iterative numerical algorithms on distributed memory multiprocessors. Lobachevskii J. Math. 39(4), 571–575 (2018). https://doi.org/10.1134/S1995080218040121

    Article  MathSciNet  MATH  Google Scholar 

  15. Xie, M., Lu, Y.T., Wang, K.F., Liu, L., Cao, H.J., Yang, X.J.: Tianhe-1A interconnect and messagepassing services. IEEE Micro 32(1), 8–20 (2012). https://doi.org/10.1109/mm.2011.97

    Article  Google Scholar 

  16. Liao, X.K., et al.: High performance interconnect network for Tianhe system. J. Comput. Sci. Technol. 30(2), 259–272 (2015). https://doi.org/10.1007/s11390-015-1520-7

    Article  Google Scholar 

  17. Liao, X., Xiao, L., Yang, C., Lu, Y.: MilkyWay-2 supercomputer: system and application. Front. Comput. Sci. 8(3), 345–356 (2014). https://doi.org/10.1007/s11704-014-3501-3

    Article  MathSciNet  Google Scholar 

  18. Yang, X.J., Liao, X.K., Lu, K., Hu, Q.F., Song, J.Q., Su, J.S.: The TianHe-1A supercomputer: its hardware and software. J. Comput. Sci. Technol. 26(3), 344–351 (2011). https://doi.org/10.1007/s02011-011-1137-8

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. College of Computer Science, National University of Defense Technology, Changsha, Hunan, China

    Nan Li, Rangyu Deng, Ying Zhang & Hongwei Zhou

Authors
  1. Nan Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rangyu Deng
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Ying Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Hongwei Zhou
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Nan Li .

Editor information

Editors and Affiliations

  1. National University of Defense Technology, Changsha, China

    Weixia Xu

  2. National University of Defense Technology, Changsha, China

    Liquan Xiao

  3. National University of Defense Technology, Changsha, China

    Jinwen Li

  4. National University of Defense Technology, Changsha, China

    Zhenzhen Zhu

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Li, N., Deng, R., Zhang, Y., Zhou, H. (2019). Design Discussion and Performance Research of the Third-Level Cache in a Multi-socket, Multi-core Microchip. In: Xu, W., Xiao, L., Li, J., Zhu, Z. (eds) Computer Engineering and Technology. NCCET 2019. Communications in Computer and Information Science, vol 1146. Springer, Singapore. https://doi.org/10.1007/978-981-15-1850-8_10

Download citation

  • DOI: https://doi.org/10.1007/978-981-15-1850-8_10

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-1849-2

  • Online ISBN: 978-981-15-1850-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Societies and partnerships

Search

Navigation