Abstract
Hardware Security is relatively a young discourse when compared to its more classical counterparts, like cryptography or network security. Yet, the growth of this subject in spite of his short history is phenomenal and the impetus of it in the modern-day world is striking. Like other parts of the world, India also joined this important area of research from the last decade to cover important areas in this discourse. This article is a description of some of the core subareas from our country, which includes cryptographic hardware design, side-channel analysis, fault analysis, micro-architectural attacks, Trojan detections, physically unclonable functions, and applications in IoT security. The chapter concludes with some ongoing efforts in the country to extend the core competence developed to develop secured end–end cyber-physical systems, which is of immense importance not only in our country, but also in the rest of the world.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsNotes
- 1.
Other classes of fault attacks use certain target-specific physical assumptions over the nature of the faults. Their analyses are different but heavily influenced by DFA.
References
Kocher P, Jaffe J, Jon B Differential power analysis. Advances in cryptology CRYPTO99. Springer, pp 388–397 (1999)
Boneh D, Millo R, Lipton R (1997) On the importance of checking cryptographic protocols for faults. Advances in cryptology EUROCRYPT97. Springer, pp 37–51
Biham E, Shamir A (1997) Differential fault analysis of secret key cryptosystems. In: B.S.K. Jr. (ed) Advances in cryptology–CRYPTO 1997. Lecture Notes in Computer Science, vol 1294. Springer, pp 513–525
Hankerson D, Menezes AJ, Vanstone S (2006) Guide to elliptic curve cryptography. Springer Science & Business Media
Christopher, ST (2010) Tarnovsky hacks infineon’s ’unhackable’ chip, we prepare for false-advertising litigation. www.Engadget.com
Sparks ER (2007) A security assessment of trusted platform modules. Technical report, Department of Computer Science Dartmouth College. http://www.cs.dartmouth.edu/~pkilab/sparks/
Pappu RS, Ravikanth PS, Recht B, Taylor J, Gershenfeld N (2002) Physical one-way functions. Science 297:2026–2030
Tunstall M, Mukhopadhyay D, Ali S (2011) Differential fault analysis of the advanced encryption standard using a single fault. In: Information security theory and practice.security and privacy of mobile devices in wireless communication, Springer pp 224–233
Tupsamudre H, Bisht S, Mukhopadhyay D (2014) Destroying fault invariant with randomization. In: Cryptographic hardware and embedded systems–CHES 2014, Springer, pp 93–111
Saha S, Mukhopadhyay D, Dasgupta P (2018) ExpFault: an automated framework for exploitable fault characterization in block ciphers. IACR Trans Cryptogr Hardw Embed Syst 2018(2):242–276
Saha S, Jap D, Patranabis S, Mukhopadhyay D, Bhasin S, Dasgupta P (2018) Automatic characterization of exploitable faults: A machine learning approach. IEEE Trans Inf Forensics Secur 1 (to appear). https://doi.org/10.1109/TIFS.2018.2868245
Güneysu T, Paar C (2008) Ultra high performance ecc over nist primes on commercial fpgas. In: International workshop on cryptographic hardware and embedded systems, Springer, pp 62–78
Rebeiro C, Roy SS, Mukhopadhyay D (2012) Pushing the limits of high-speed gf (2 m) elliptic curve scalar multiplication on fpgas. In: International workshop on cryptographic hardware and embedded systems, Springer, pp 494–511
Roy SS, Rebeiro C, Mukhopadhyay D (2013) Theoretical modeling of elliptic curve scalar multiplier on lut-based fpgas for area and speed. IEEE Trans Very Large Scale Integr (VLSI) Syst 21(5):901–909
Roy DB, Mukhopadhyay D, Izumi M, Takahashi J (2014) Tile before multiplication: an efficient strategy to optimize DSP multiplier for accelerating prime field ecc for nist curves. In: Proceedings of the 51st annual design automation conference, ACM, pp 1–6
Roy DB, Das P, Mukhopadhyay D (2015) Ecc on your fingertips: a single instruction approach for lightweight ecc design in gf (p). In: International conference on selected areas in cryptography, Springer, pp 161–177
Becker GT (2015) The gap between promise and reality: on the insecurity of xor arbiter pufs. In: International workshop on cryptographic hardware and embedded systems, Springer pp 535–555
Sahoo DP, Mukhopadhyay D, Chakraborty RS, Nguyen PH (2018) A multiplexer-based arbiter puf composition with enhanced reliability and security. IEEE Trans Comput 67(3):403–417
Chatterjee U, Govindan V, Sadhukhan R, Mukhopadhyay D, Chakraborty RS, Mahata D, Prabhu MM (2018) Building puf based authentication and key exchange protocol for iot without explicit crps in verifier database. IEEE Trans Dependable Secur Comput 1 10.1109/TDSC.2018.2832201
Rebeiro C, Mukhopadhyay D (2008) High speed compact elliptic curve cryptoprocessor for fpga platforms. In: International conference on cryptology in India, Springer, pp 376–388
Rebeiro C, Mukhopadhyay D, Bhattacharya S (2014) Timing channels in cryptography: a micro-architectural perspective. Springer
Bernstein DJ (2005) Cache-timing attacks on aes. Technical report
Bhattacharya S, Mukhopadhyay D (2015) Who watches the watchmen?: utilizing performance monitors for compromising keys of RSA on intel platforms. In: CHES. Lecture Notes in Computer Science, vol 9293. Springer, pp 248–266
Bhattacharya S, Mukhopadhyay D (2018) Utilizing performance counters for compromising public key ciphers. ACM Trans Priv Secur 21(1) 5:1–5:31
Bhattacharya S, Mukhopadhyay D (2016) Curious case of rowhammer: flipping secret exponent bits using timing analysis. In: CHES. Lecture Notes in Computer Science, vol 9813. Springer, pp 602–624
Liu F, Lee RB (2014) Random fill cache architecture. In: Proceedings of the 47th annual IEEE/ACM international symposium on microarchitecture, IEEE Computer Society, pp 203–215
Martin R, Demme J, Sethumadhavan S (2012) Timewarp: rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks. ACM SIGARCH Comput Arch News 40(3):118–129
Alam M, Bhattacharya S, Mukhopadhyay D, Bhattacharya S (2017) Performance counters to rescue: a machine learning based safeguard against micro-architectural side-channel-attacks
Rebeiro C, Mukhopadhyay D, Takahashi J, Fukunaga T (2009) Cache timing attacks on clefia. In: International conference on cryptology in India, Springer, pp 104–118
Lai S, Patranabis S, Sakzad A, Liu J, Mukhopadhyay D, Steinfeld R, Sun S, Liu D (2018) Result pattern hiding searchable encryption for conjunctive queries. In: Proceedings of the 2018 ACM conference on computer and communications security (To Appear)
Bag A, Patranabis S, Tribhuvan L, Mukhopadhyay D (2018) POSTER: hardware acceleration for searchable encryption. In: Proceedings of the 2018 ACM conference on computer and communications security (To Appear)
Acknowledgements
The author would like to thank, in particular, his former and present Masters and Ph.D students at the SEAL Lab, IIT Kharagpur for the various collaborations and findings. In particular, he would like to thank Arnab Bag, Durba Chatterjee, Debapriya Basu Roy, Manaar Alam, Sarani Bhattacharya, Sayandeep Saha, Sikhar Patranabis, Urbi Chatterjee for several discussions during the writing of this article.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Mukhopadhyay, D. (2020). Hardware Security in India: The Journey so Far. In: Shukla, S., Agrawal, M. (eds) Cyber Security in India. IITK Directions, vol 4. Springer, Singapore. https://doi.org/10.1007/978-981-15-1675-7_8
Download citation
DOI: https://doi.org/10.1007/978-981-15-1675-7_8
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-1674-0
Online ISBN: 978-981-15-1675-7
eBook Packages: EngineeringEngineering (R0)