Skip to main content

Design and Implementation of Hardware Accelerator for Gaussian Filter Based on HLS

  • Conference paper
  • First Online:
Image and Graphics Technologies and Applications (IGTA 2019)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 1043))

Included in the following conference series:

  • 1416 Accesses

Abstract

Gaussian noise often appears in images, and in order to enhance the image quality, it is necessary to use a gaussian filter to preprocess the acquired image. The gaussian filter hardware accelerator module is designed through algorithm pipeline design and HLS instruction optimization by the HLS developed by Xilinx. At last, we analyze the image processing speed and resource occupancy on different hardware platforms. Experimental results show that the gaussian filter based on FPGAs is much faster than that on CPUs, and reduces the difficulty of porting the algorithm on different hardware platforms, which greatly shortens the development cycle of the project.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Xilinx, Xilinx Vivado design suite [EB/OL] 20 Dec 2017. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug940-vivado-tutorial-embedded-design.pdf

  2. Dang, H.S., Wang, L., Wang, X.Q.: Development and application of FPGA based on Vivado HLS. J. Shanxi Univ. Sci. Technol. 02, 155–159 (2015)

    Google Scholar 

  3. Xilinx, Xilinx Vivado design suite tutorial: High-Level-Synthesis [EB/OL] 02 Feb 2018. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf

  4. Zhang, Z.: Digital Image Processing and Machine Vision. Posts and Telecom Press, Beijing (2016)

    Google Scholar 

  5. Peng, X.W., Zhang, T.: Edge detection hardware acceleration based on Vivado HLS. Embed. Technol. 43(5), 70–74 (2017)

    Google Scholar 

  6. Ding, S.S., Chai, Z.L.: Design and implementation of hardware accelerator for SURF detection based on HLS. Microelectron. Comput. 32(9), 133–137 (2015)

    Google Scholar 

  7. Guo, F.S.: OpenCV application with Xilinx FPGA/Zynq using HLS design flow. Electron. Eng. Prod. World 14(2), 50–52 (2014)

    Google Scholar 

  8. Ruan, Y.Z., Yuan, Z., Yu, J.H., Ding, S.S., Chai, Z.L.: Realization of video image processing system based on the zynq-7000. Softw. Guid. 17(9), 148–152 (2018)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Zhen Liu .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Tian, Z., Liu, Z., Wang, S., Chen, D. (2019). Design and Implementation of Hardware Accelerator for Gaussian Filter Based on HLS. In: Wang, Y., Huang, Q., Peng, Y. (eds) Image and Graphics Technologies and Applications. IGTA 2019. Communications in Computer and Information Science, vol 1043. Springer, Singapore. https://doi.org/10.1007/978-981-13-9917-6_16

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-9917-6_16

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-9916-9

  • Online ISBN: 978-981-13-9917-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics