Skip to main content

Part of the book series: Smart Innovation, Systems and Technologies ((SIST,volume 156))

  • 710 Accesses

Abstract

In this paper, a verification testbench-based UVM is established for a CAN IP. To adapt to some features of the CAN IP and improve the efficiency of the verification, appropriate strategies and methods are implemented, such as the constraint random stimulus, register model with indirect indexed registers, the coverage-driven strategy, and a reference model for automatic comparison. It’s proved that UVM-based verification testbench can make the process of verification clearer and more efficient. During the verification, we find some problems of the CAN IP. After solving them, we take regression test and all these problems are solved. Finally, we collect the function coverage and code coverage as the evaluation of the verification, and two of them could prove that the CAN IP could be used for FPGA firmware design.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Desai, M., Shetty, R., Padte, V., Parulekar, M., Ramrajkar, S.: Controller area network for intelligent vehicular systems. In: International Conference on Advances in Technology and Engineering (ICATE) (2013)

    Google Scholar 

  2. Zhong, G., Zhou, J., Xia, B.: Parameter and UVM, making a layered testbench powerful. In: 2013 IEEE 10th International Conference on ASIC (ASICON), vol. 1(4), pp. 28–31 (2013)

    Google Scholar 

  3. Bağbaba, A.Ç., Ustaoğlu, B., Erdem, İ., Ors, B.: A layered UVM based testbench design for SpaceWire. In: 2015 9th International Conference on Electrical and Electronics Engineering (ELECO). Bursa, pp. 1164–1168 (2015)

    Google Scholar 

  4. Accellera Homepage. www.accellera.org/. Last accessed 20 Apr 2019

  5. CAN Protocol Controller. https://opencores.org/projects/can. Last accessed 20 Apr 2019

  6. Universal Verification Methodology (UVM) 1.2 User’s Guide, October 8 (2015)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jiaqing Qiao .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Han, J., Fu, P., Qiao, J. (2020). UVM-Based CAN IP Verification. In: Pan, JS., Li, J., Tsai, PW., Jain, L. (eds) Advances in Intelligent Information Hiding and Multimedia Signal Processing. Smart Innovation, Systems and Technologies, vol 156. Springer, Singapore. https://doi.org/10.1007/978-981-13-9714-1_13

Download citation

Publish with us

Policies and ethics