Skip to main content

Physical Proof and Simulation of Ternary Logic Gate in Ternary Quantum Dot Cellular Automata

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 575))

Abstract

Ternary quantum dot cellular automata (tQCA) is an emerging as well as an interesting field of research area after successful fabrication of binary QCA. Ternary logic is a critical choice for solving greater data storage, faster arithmetic operation on complex data, and so on. In this paper, tQCA basic logic gates like ternary AND, OR, NOT gates and buffers have been reported. tQCA layout for basic logic gates is simulated with tQCA simulation software (TQCA_1.7.0.2). Involvement of coulombic interactive force is also explored as physical proof of NOT gate operation in eight-dot tQCA device model.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. International Technology Roadmap for Semiconductors (Semiconductor Industries Association, San Jose, CA, 2001), http://public.itrs.net

  2. K. Das, D. De, M. De, Modified ternary Karnaugh map and logic synthesis in ternary quantum dot cellular automata. IETE J. Res. 62(6), 774–785 (2016)

    Article  Google Scholar 

  3. C.S. Lent, P.D. Taugaw, W. Porod, G.H. Bernstein, Quantum cellular automata. Nanotechnology 4, 49–57 (1993)

    Article  Google Scholar 

  4. P. Bhattacharjee, K. Das, M. De, D. De, SPICE modeling and analysis for metal island ternary QCA logic device, in Information Systems Design and Intelligent Applications (Springer, New Delhi, 2015), pp. 33–41

    Google Scholar 

  5. C.S. Nandurkar, K.N. Kasat, Design of low power low voltage circuit using CMOS ternary logic. Int. Res. J. Eng. Technol. 3(6) (2016)

    Google Scholar 

  6. L. Bajec, N. Zimic, M. Mraz, The ternary quantum-dot cell and ternary logic. IOP Nanotechnol. 17(8), 1937–1942 (2006)

    Article  Google Scholar 

  7. K. Das, D. De, M. De, Realisation of semiconductor ternary quantum dot cellular automata. Micro & Nano Lett. 8(5), 258–263 (2013)

    Google Scholar 

  8. C. Lent, P. Tougaw, A device architecture for computing with quantum dots, in Proceeding of the IEEE, vol. 85–4, pp. 541–557 (1997)

    Google Scholar 

  9. I. Amlani, A. Orlov, G. Snider, C. Lent, W. Porod, G. Bernstein, Experimental demonstration of electron switching in a quantum-dot cellular automata (QCA) cell. Superlattices Microstruct. 25(1–2), 273–278 (1999)

    Article  Google Scholar 

  10. P. Pecar, M. Mraz, N. Zimic, M. Janez, I.L. Bajec, Solving the ternary QCA logic gate problem by means of adiabatic switching. Jpn. J. Appl. Phys. 47(6), 5000–5006 (2008)

    Article  Google Scholar 

  11. P. Pecar, A. Ramsak, N. Zimic, M. Mraz, I. Lebar Bajec, Adiabatic pipelining: a key to ternary computing with quantum dots. IOP Nanotechnol. 19(49), 495–501 (2008)

    Article  Google Scholar 

  12. S.M. Mohaghegh, R. Sabbaghi-Nadooshan, M. Mohammadi, Innovative model for ternary QCA gate. IET Circuits Devices Syst. 12(2), 189–195 (2018)

    Article  Google Scholar 

  13. M. Khani, R. Sabbaghi-Nadooshan, Ternary Quantum-Dot Cellular Automata Simulator Software, http://tqca.ir. Accessed 2018

  14. K. Navi, S. Sayedsalehi, R. Farazkish, M.R. Azghadi, Five-input majority gate, a new device for quantum-dot cellular automata. J. Comput. Theor. Nanosci. 7(8), 1546–1553 (2010)

    Article  Google Scholar 

Download references

Acknowledgements

The authors are grateful to the Science and Engineering Research Board (DST-SERB), Government of India, for providing with the grant for the accomplishment of the project under the Project File No. ECR/2016/000613.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Puspak Pain .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Pain, P., Sadhu, A., Das, K., Kanjilal, M.R. (2020). Physical Proof and Simulation of Ternary Logic Gate in Ternary Quantum Dot Cellular Automata. In: Maharatna, K., Kanjilal, M., Konar, S., Nandi, S., Das, K. (eds) Computational Advancement in Communication Circuits and Systems. Lecture Notes in Electrical Engineering, vol 575. Springer, Singapore. https://doi.org/10.1007/978-981-13-8687-9_34

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-8687-9_34

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-8686-2

  • Online ISBN: 978-981-13-8687-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics