Abstract
Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) codes have been adopted for the data channel in 5G New Radio (NR). This paper addresses the software-based implementation of the QC-LDPC codes described in the 5G specification. Both encoder and decoder are implemented on general purpose processor (GPP) with SIMD instructions set, and over 100 Mbps throughput is achieved on our RaPro prototyping testbed. Some scenario tests are performed and the results prove the feasibility of the proposed implementation. Time cost analysis indicates the practical use and real-time processing ability of the implemented QC-LDPC on RaPro.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Gallager, R.G.: Low density parity check codes. IRE Trans. Inf. Theory 8(1), 21–28 (1962)
Studer, C., Preyss, N., Roth, C., Burg, A.: Configurable high throughput decoder architecture for quasi-cyclic LDPC codes. In: Proceedings of 42nd Asilomar Conference on Signals, Systems and Computers, pp. 1137–1142 (2008)
Andrade, J., Falcao, G., Silva, V., Sousa, L.: A survey on programmable LDPC decoders. IEEE Access 4, 6704–6718 (2016)
Yang, X., Huang, Z., Han, B.: RaPro: a novel 5G rapid prototyping system architecture. IEEE Wirele. Commun. Lett. 6(3), 362–365 (2017)
Li, Z., Chen, L., Zeng, L., Lin, S., Fong, W.H.: Efficient encoding of quasi-cyclic low-density parity-check codes. IEEE Trans. Commun. 54(1), 71–81 (2016)
3GPP TS 38.212. NR; Multiplexing and channel coding, V1.2.0, Release 15 (2017)
Fossorier, M.P.C., Mihaljevic, M., Imai, H.: Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Trans. Commun. 47(5), 673–680 (1999)
Falcao, G., Sousa, L., Silva, V.: Massive parallel LDPC decoding on GPU. In: Proceedings of 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2008), pp. 83–90 (2008)
Jiang, B., Bao, J., Xu, X.: Efficient simulation of QC LDPC decoding on GPU platform by CUDA. In: Proceedings of IEEE International Conference on Wireless Communications and Signal Process, (WCSP), p. 15 (2012)
Le Gal, B., Jego, C.: High-throughput multi-core LDPC decoders based on x86 processor. IEEE Trans. Parallel Distrib. Syst. 27(5), 1373–1386 (2015)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Han, B., Cao, F., Gao, X., Zhang, S., Jin, S. (2019). High-Throughput Implementation of QC-LDPC on RaPro Prototyping Platform. In: Liang, Q., Liu, X., Na, Z., Wang, W., Mu, J., Zhang, B. (eds) Communications, Signal Processing, and Systems. CSPS 2018. Lecture Notes in Electrical Engineering, vol 515. Springer, Singapore. https://doi.org/10.1007/978-981-13-6264-4_13
Download citation
DOI: https://doi.org/10.1007/978-981-13-6264-4_13
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-6263-7
Online ISBN: 978-981-13-6264-4
eBook Packages: EngineeringEngineering (R0)