Implementation of a Novel Fault Tolerant Routing Technique for Mesh Network on Chip

  • Akshay B. P.Email author
  • Ganesh K. M.
  • Thippeswamy D. R.
  • Vishnu S. Bhat
  • Anitha Vijayakumar
  • Ananda Y. R.
  • John Jose
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)


The continuous advancements in the Network on Chip technology emphasizes the need for fault tolerant designs. In this work, we propose a routing technique that handles multiple link faults. We use flit parameters to handle the fault in the routing path. Experimental analysis show that the proposed routing technique is capable of routing packets even with two fault locations and the packets are received in the destination router without any error. In addition, hardware implementation done using ZedBoard Zynq FPGA hardware kit shows that our design is having minor area overhead compared to the standard XY routing and it’s a significantly better choice than the other fault tolerant algorithms.


Router micro-architecture Double faults 



This work is supported in part by a grant from DST Government of India, SERB-ECR scheme (project number ECR/2016/212)


  1. 1.
    Wang, J., Fu, F., Zhang, T., Chen, Y.: A small-granularity solution on fault-tolerant in 2D-mesh network-on-chip. In: 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (2010)Google Scholar
  2. 2.
    Wu, J., Cai, H., Qu, F., Yang, Y.: The reconfigurable fault tolerance routing algorithm in mesh topology structure. In: 10th International Conference on Wireless Communications, Networking and Mobile Computing (WiCOM 2014) (2014)Google Scholar
  3. 3.
    DeOrio, A., et al.: A reliable routing architecture and algorithm for NoCs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 31(5), 726–739 (2012)CrossRefGoogle Scholar
  4. 4.
    Schonwald, T., Zimmermann, J., Bringmann, O., Rosenstiel, W.: Fully adaptive fault-tolerant routing algorithm for network-on-chip architectures. In: 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007) (2007)Google Scholar
  5. 5.
    Fukushima, Y., Fukushi, M., Yairi, I., Hattori, T.: A hardware-oriented fault-tolerant routing algorithm for irregular 2D-mesh network-on-chip without virtual channels. In: IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems (2010)Google Scholar
  6. 6.
    Ebrahimi, M., Daneshtalab, M., Plosila, J.: High performance fault-tolerant routing algorithm for NoC-based many-core systems. In: 2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (2013)Google Scholar
  7. 7.
    Pirretti, M., Link, G., Brooks, R., Vijaykrishnan, N., Kandemir, M., Irwin, M.: Fault tolerant algorithms for network-on-chip interconnect. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2004)Google Scholar
  8. 8.
    Fick, D., DeOrio, A., Chen, G., Bertacco, V., Sylvester, D., Blaauw, D.: A highly resilient routing algorithm for fault-tolerant NoCs. In: Design, Automation and Test in Europe Conference and Exhibition (DATE) (2009)Google Scholar
  9. 9.
    Jojima, Y., Fukushi, M.: A fault-tolerant routing method for 2D-mesh network-on-chips based on components of a router. In: IEEE 5th Global Conference on Consumer Electronics (2016)Google Scholar
  10. 10.
    Gu, X., Cai, H., Zhang, Y., Huang, N., Yang, Y.: Research on network fault tolerance method on chip. In: 2016 9th International Congress on Image and Signal Processing, BioMedical Engineering and Informatics (CISP-BMEI) (2016)Google Scholar
  11. 11.
    Dally, W., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference (2001)Google Scholar
  12. 12.
    Yan, P., Jiang, S., Sridhar, R.: A novel fault-tolerant router architecture for network-on-chip reconfiguration. In: 28th IEEE International System-on-Chip Conference (SOCC) (2015)Google Scholar
  13. 13.
    Chatterjee, N., Chattopadhyay, S., Manna, K.: A spare router based reliable network-on-chip design. In: IEEE International Symposium on Circuits and Systems (ISCAS) (2014)Google Scholar
  14. 14.
    Zhang, Z., Greiner, A., Taktak, S.: A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip. In: Proceedings of the 45th Annual Conference on Design Automation (DAC) (2008)Google Scholar
  15. 15.

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Akshay B. P.
    • 1
    Email author
  • Ganesh K. M.
    • 1
  • Thippeswamy D. R.
    • 1
  • Vishnu S. Bhat
    • 1
  • Anitha Vijayakumar
    • 1
  • Ananda Y. R.
    • 2
  • John Jose
    • 2
  1. 1.Department of ECEDayananda Sagar College of EngineeringBengaluruIndia
  2. 2.MARS Research Lab, Department of CSEIndian Institute of Technology GuwahatiGuwahatiIndia

Personalised recommendations