3D LBDR: Logic-Based Distributed Routing for 3D NoC

  • Ashish SharmaEmail author
  • Manish Tailor
  • Lava Bhargava
  • Manoj Singh Gaur
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)


A Network-on-Chip (NoC) is a new design in a complex system on chip (SoC) designs that provide efficient on-chip communication between networks. The design of router in NoC must be an efficient one with a lower latency and higher throughput. As the size of on-chip network grows, the distance between the cores increases in 2D NoC so the area has created the necessity to seek alternatives to the existing 2D NoCs. Exploiting the vertical dimension and migrating to 3D NoCs introduces novel structures that enable significant performance improvements over the conventional solution. So here it is the necessity of routing algorithms implementation for 3D NoCs. Using the routing table for routing in 3D NoC will increase the area of NoC because it needs memory for routing purpose. LBDR is an implementation method which is a solution of this area overhead problem. LBDR implements the routing logic without the using of routing tables at each port. LBDR enable the distributed implementation of any routing algorithm. Proposed 3D LBDR support all the algorithm which provides the minimal paths. Our proposed 3D LBDR routing implementation logic show the better handling of internal switch restriction using \(R_{xx}\) bits than [6]. We are getting the throughput, average latency, and power regarding the conventional deterministic algorithm. We have also analyzed the area and power of both 2D-LBDR and 3D LBDR through hardware logic.


Network-on-Chip LBDR 3D Routing Restriction bits 


  1. 1.
    Bishnoi, R., Laxmi, V., Gaur, M.S., Flich, J.: \(d^{2}\) LBDR: distance-driven routing to handle permanent failures in 2D mesh NOCs. In: 2015 Design, Automation Test in Europe Conference Exhibition, pp. 800–805, March 2015Google Scholar
  2. 2.
    Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: Routing table minimization for irregular mesh NOCs. In: 2007 Design, Automation Test in Europe Conference Exhibition, pp. 1–6, April 2007.
  3. 3.
    Flich, J., Duato, J.: Logic-based distributed routing for NOCs. IEEE Comput. Archit. Lett. 7(1), 13–16 (2008). Scholar
  4. 4.
    Gupta, N., Kumar, M., Laxmi, V., Gaur, M.S., Zwolinski, M.: \(\sigma \)LBDR: congestion-aware logic based distributed routing for 2D NOC. In: 2015 19th International Symposium on VLSI Design and Test (VDAT), pp. 1–6, June 2015.
  5. 5.
    Jerger, N.E., Peh, L.S.: On-Chip Networks. Morgan & Claypool Publishers, San Rafael (2009)CrossRefGoogle Scholar
  6. 6.
    Niazmand, B., Azad, S.P., Flich, J., Raik, J., Jervan, G., Hollstein, T.: Logic-based implementation of fault-tolerant routing in 3D network-on-chips. In: 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), pp. 1–8, August 2016.
  7. 7.
  8. 8.
    Rodrigo, S., Medardoni, S., Flich, J., Bertozzi, D., Duato, J.: Efficient implementation of distributed routing algorithms for NOCs. IET Comput. Digit. Tech. 3(5), 460–475 (2009). Scholar
  9. 9.
    Singh, J.K., Swain, A.K., Reddy, T.N.K., Mahapatra, K.K.: Performance evalulation of different routing algorithms in network on chip. In: 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp. 180–185, December 2013.
  10. 10.
    Zhou, J., Li, H., Wang, T., Li, X.: LOFT: a low-overhead fault-tolerant routing scheme for 3D NOCs. Integr. VLSI J. 52, 41–50 (2016). Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Ashish Sharma
    • 1
    • 2
    Email author
  • Manish Tailor
    • 1
  • Lava Bhargava
    • 3
  • Manoj Singh Gaur
    • 1
  1. 1.Department of Computer Science and EngineeringMalaviya National Institute of TechnologyJaipurIndia
  2. 2.Swami Keshvanand Institute of Technology Management & GramothanJaipurIndia
  3. 3.Department of Electronics and Communication EngineeringMalaviya National Institute of TechnologyJaipurIndia

Personalised recommendations