Automation of Timing Quality Checks and Optimization

  • Dubakula KetavanyaEmail author
  • Anand D. Darji
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)


Due to the smaller geometries and increasing complexity, verification stage became critical phase. Development of CAD tools in every stage of design flow is necessary in technology growth. Each design quality check we can’t check manually due to its more complexity. So, automating these checks leads to less effort and more productivity. The primary focus is on introducing auto fixer for weak driver and sequential loops to get better design quality in terms of timing so that the design will operate at required frequency in all corners and providing a utility to generate stage delay by providing constant slope at the input of the stage which is useful in case of p-shift (process shift).


CAD Optimization Performance Automation Timing Weak driver Sequential loops 


  1. 1.
    Charles, J., Jassi, P., Ananth, N., Sadat, A., Fedorova, A.: Evaluation of the Intel Core i7 turbo boost feature. In: Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pp. 188–197, October 2009Google Scholar
  2. 2.
    Kim, J., Papaefthymiou, M.C., Neves, J.L.: Parallelizing post placement timing optimization. In: Proceedings of IEEE IPDPS, pp. 10–19 (2006)Google Scholar
  3. 3.
    Hemani, A.: Charting the EDA roadmap. IEEE Circuits Devices Mag. 20(6), 5–10 (2004)CrossRefGoogle Scholar
  4. 4.
    Farrahi, A.H., Hathaway, D.I., Wang, M., Sarrafiadeh, M.: Quality of EDA CAD tools: definitions, metrics and directions. In: Proceedings of the IEEE International Symposium on Quality Electronic Design, pp. 395–405, March 2000Google Scholar
  5. 5.
    Roy, J.A., Markov, I.L.: High-performance routing at the nanometer scale. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(6), 1066–1077 (2008)CrossRefGoogle Scholar
  6. 6.
    Chen, H.-C., Du, D.C., Liu, L.-R.: Critical path selection for performance optimization. IEEE Trans. Comput. Aided Des. 12(2), 185–195 (1993)CrossRefGoogle Scholar
  7. 7.
    Deutsch, A., et al.: When are transmission-line effects important for on-chip interconnections? IEEE Trans. Microw. Theory Tech. 45(10), 1836–1846 (1997)CrossRefGoogle Scholar
  8. 8.
    Murai, Y., Ayala, C.L., Takeuchi, N., Yamanashi, Y., Yoshikawa, N.: Development and demonstration of routing and placement EDA tools for large scale adiabatic quantum-flux-parametron circuits. IEEE Trans. Appl. Supercond. 27(6), 1–9 (2017)CrossRefGoogle Scholar
  9. 9.
    Keshavarzi, A., et al.: Leakage and process variation effects in current testing on future CMOS circuits. IEEE Des. Test Comput. 19(5), 36–43 (2002)CrossRefGoogle Scholar
  10. 10.
    Sze, C.N., Alpert, C.J., Hu, J., Shi, W.: Path-based buffer insertion. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(7), 1346–1355 (2007)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Electronics Engineering DepartmentS. V. National Institute of TechnologySuratIndia

Personalised recommendations