SARP: Self Aware Runtime Protection Against Integrity Attacks of Hardware Trojans
Globalization of the modern semiconductor design industry has evicted the hardware root of trust. Security principles are compromised at runtime due to the implantation of malicious circuitry or Hardware Trojan Horse (HTH) in the vulnerable stages of System on Chip (SoC) design, from less trusted third parties. Runtime security from integrity attacks or erroneous result generation due to HTHs is the focus of this work. The prevailing techniques adopt a redundancy based approach. Several limitations are associated with the redundancy based approach like inability to perform multitasking in a multitasking environment, inability to adapt to aging, use of fault diagnosis even in normal scenario and severe overhead in area and power. Incorporation of observe, decide and act (ODA) paradigm in the design of a SoC makes it self aware. We propose a self aware approach for facilitating runtime security, which overcomes the limitations of the existing redundancy based approach. Low overhead in area and power and better throughput than the redundancy based approaches as observed in experimental results aid its application for practical scenarios.
KeywordsSelf awareness Runtime security Hardware Trojan Horse
This work is sponsored by the Department of Science and Technology, Government of India, INSPIRE Fellowship Number: 150916.
This research is supported by TEQIP Phase III, University of Calcutta (UCT-CU).
This work has also been supported partially through resources and financially by SMDP-C2SD project of the University of Calcutta, funded by MeitY, Government of India.
- 1.Defense Science Board: Task Force on High Performance Microchip Supply, February 2005. http://www.acq.osd.mil/dsb/reports/ADA435563.pdf
- 5.Askarov, A., Zhang, D., Myers, A.C.: Predictive black box mitigation of timing channels. In: Proceedings of the 17th ACM Conference on Computer and Communications Security (CCS 2010), pp. 297–307. ACM, New York (2010)Google Scholar
- 7.Jayasinghe, D., Ignjatovic, A., Parameswaran, S.: NORA: algorithmic balancing without pre-charge to thwart power analysis attacks. In: 30th International Conference on VLSI Design, pp. 167–172 (2017)Google Scholar
- 8.McIntyre, D., Wolf, F., Papachristou, C., Bhunia, S., Weyer, D.: Dynamic evaluation of hardware trust. In: IEEE International Workshop on Hardware Oriented Security and Trust 2009 (HOST 2009), pp. 108–111 (2009)Google Scholar
- 9.Beaumont, M., Hopkins, B., Newby, T.: SAFER PATH: security architecture using fragmented execution and replication for protection against Trojaned hardware. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1000–1005 (2012)Google Scholar
- 12.Guha, K., Saha, D., Chakrabarti, A.: RTNA: securing SOC architectures from confidentiality attacks at runtime using ART1 neural networks. In: 19th International Symposium on VLSI Design and Test, pp. 1–6 (2015)Google Scholar
- 14.Guha, K., Saha, D., Chakrabarti, A.: Self aware SoC security to counteract delay inducing hardware trojans at runtime. In: 30th International Conference on VLSI Design, pp. 417–422 (2017)Google Scholar
- 19.Sarma, S., Dutt, N., Gupta, P., Venkatasubramanian, N., Nicolau, A.: Cyber physical system on chip: a self aware MPSoC paradigm with cross-layer virtual sensing and actuation. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 625–628 (2015)Google Scholar