Abstract
This work focuses on circuit level technique that achieves high swing in single ended output differential amplifiers like differential amplifier with active current mirror load, telescopic cascode, folded cascode etc. This technique is designed in such a manner that it can be visualized as a 2-terminal black box. Now, these 2-terminals can be connected to the conventional single ended differential amplifiers enhancing their swing without degrading other parameters like gain, bandwidth, CMRR etc. This black box achieves its performance consuming less power and minimum circuitry area. All the simulation characterization and validation has been made through UMC 180 nm technology node in Cadence.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Razavi, B.: Design of Analog CMOS Integrated Circuits, 22nd edn. Tata McGRAW-HILL, Bangkok (2002)
Allen, P.E., Holberg, D.R.: CMOS Analog Circuit Design, 3rd edn. Oxford University Press, Oxford (1987)
Butkovic, Z., Szabo, A.: Analysis of the CMOS differential amplifier with active load and single-ended output. In: IEEE MELECON 2004, May 12–15, Dubrovnik, Croatia (2004)
Corsi, F., Marzocca, C.: An approach to the analysis of the CMOS differential stage with active load and single-ended output. IEEE Trans. Educ. 46(3), 325–328 (2003)
Paulik, G.F., Mayer, R.P.: Differential amplifier with current-mirror load. IEEE Trans. Educ. 55(2), 233–237 (2012)
Abbas, Z., Olivieri, M., Yakupov, M., Ripp, A.: Design centering/yield optimization of power aware band pass filter based on CMOS current controlled current conveyor (CCCII+). Microelectron. J. 44(4), 321–331 (2013)
Abbas, Z., Yakupov, M., Olivieri, M., Ripp, A., Strobe, G.: Yield optimization for low power current controlled current conveyor. In: Proceedings of 25th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1–6 (2012)
Abbas, Z., Olivieri, M.: Optimal transistor sizing for maximum yield in variation aware standard cell design. Int. J. Circuit Theory Appl. 44, 1400–1424 (2016)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ali, A., Jain, A., Abbas, Z. (2019). Voltage Level Adapter Design for High Voltage Swing Applications in CMOS Differential Amplifier. In: Rajaram, S., Balamurugan, N., Gracia Nirmala Rani, D., Singh, V. (eds) VLSI Design and Test. VDAT 2018. Communications in Computer and Information Science, vol 892. Springer, Singapore. https://doi.org/10.1007/978-981-13-5950-7_12
Download citation
DOI: https://doi.org/10.1007/978-981-13-5950-7_12
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-5949-1
Online ISBN: 978-981-13-5950-7
eBook Packages: Computer ScienceComputer Science (R0)