Skip to main content
SpringerLink
Log in
Book cover

Innovations in Electronics and Communication Engineering pp 403–408Cite as

Comparative Analysis of 8-Bit ALU in 90 and 45 nm Technologies Using GDI Technique

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Networks and Systems ((LNNS,volume 65))

Abstract

Arithmetic and Logic Unit is the fundamental building block of almost all the digital devices. ALU is the heart of the Central Processing Unit (CPU) of the computer. It is generally used to perform the arithmetic and logical operations in the device. ALU can perform arithmetic operations like addition, subtraction, multiplication, increment, decrement, shift operations, and logical operations like AND, OR, XOR, NAND, NOR, etc. Any digital device has its characteristics; based on its characteristics ALU is configured. The parameters like the speed of operation, power, accuracy, etc., are taken care during the design. This paper presents the design of 8-bit ALU which performs 16 operations in 45 and 90 nm technology and compares parameters like power and delay.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Koppad D, Hiremath S. Low power 1-bit full adder circuit using modified gate diffusion input (GDI). In: Conference on first international micro and nano technologies

    Google Scholar 

  2. Uma R, Davachelvan P. Low power and high speed adders in modified gate diffusion input technique. In: Computer networks & communications (NetCom)

    Google Scholar 

  3. Esther Rani T, Asha Rani M, Rao R (2011) Area optimized low power arithmetic and logic unit. 978-1-4244-8679-3/11/$26.00 ©2011, IEEE

    Google Scholar 

  4. Wolf W (1998) Modern VLSI design—systems on silicon. Prentice Hall

    Google Scholar 

  5. Tsividis Y (1999) Operation and modeling of the MOS transistor. Mc Graw-Hill

    Google Scholar 

  6. Anitha D, Chari KM (2014, Oct) Low power ALU design considering PVT variations. Int J Comput Appl 104(17)

    Google Scholar 

  7. Kamaraju M, Kishore KL, Tilak AVN (2010, Dec) Power optimized ALU for efficient datapath. Int J Comput Appl 11(11)

    Article  Google Scholar 

  8. Swetha S (2016, July) Design of low power and area efficient full adder using modified gate diffusion input. Int J Comput Appl 145(8)

    Article  Google Scholar 

  9. Salehi S, DeMara RF (2015) Energy and area analysis of a floating point unit in 15 nm CMOS process technology. In: Proceedings of IEEE Southeast conference 2015 (SECon-2015), Fort Lauderdale, FL, 9–12 April 2015

    Google Scholar 

  10. Clark LT, Hoffman EJ, Miller J, Biyani M, Liao Y, Strazdus S, Morrow M, Velarde KE, Yarch MA (2001) An embedded 32-b Microprocessor Core for low-power and high performance applications. IEEE J Solid-State Circ 36(11):1599–1608

    Article  Google Scholar 

  11. Deleganes DJ, Barany M, Geannopoulos G, Kreitzer K, Morrise M, Milliron D, Singh AN, Wijeratne S (2005) Low-voltage swing logic circuits for a Pentium ® 4 Processor Integer Core. IEEE J Solid-State Circ 40(1):36–43

    Article  Google Scholar 

  12. Pilmeier MR (2002) Barrel shifter design, optimization and analysis. Lehigh University, Jan 2002

    Google Scholar 

  13. Priyanka Mandal, Siddhant Malani, Palsodkar PM. VLSI implementation of barrel shifter. In: Proceedings of SPIT-IEEE colloquium and international conference, Mumbai, India

    Google Scholar 

  14. Pappachan R, Vijaykumar V, Ravi T, Kannan V (2013) Design and analysis of 4-bit low-power barrel shifter in 20 nm FINFET technology. IJES 2(3):17–25

    Google Scholar 

  15. Bhattacharyya P, Kundu B, Ghosh S, Kumar V, Dandapat A (2015) Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(10):2001–2008

    Article  Google Scholar 

  16. Srivastava A, Srinivasan C (2002) ALU design using reconfigurable CMOS logic.Preview the documentView in a new window. Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on. (vol 2), IEEE, 2002

    Google Scholar 

Download references

Acknowledgements

Behind every achievement, there is unfathomable sea of gratitude to those who supported it and without whom it would ever have been a success one. We are thankful to Principal and head of department for their support and encouragement.

Author information

Authors and Affiliations

  1. ECE, CMR College of Engineering & Technology, Medchal, India

    T. Swapna Rani & Kumud Kumar Bhardwaj

Authors
  1. T. Swapna Rani
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kumud Kumar Bhardwaj
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding authors

Correspondence to T. Swapna Rani or Kumud Kumar Bhardwaj .

Editor information

Editors and Affiliations

  1. Guru Nanak Institutions, Ibrahimpatnam, Telangana, India

    H. S. Saini

  2. Guru Nanak Institutions Technical Campus, Ibrahimpatnam, Telangana, India

    R. K. Singh

  3. Indian Institute of Technology Bombay, Mumbai, Maharashtra, India

    Girish Kumar

  4. Department of ECE, NIT Srinagar, Srinagar, Jammu and Kashmir, India

    G.M. Rather

  5. Department of ECE, Guru Nanak Institutions Technical Campus, Ibrahimpatnam, Telangana, India

    K. Santhi

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Swapna Rani, T., Bhardwaj, K.K. (2019). Comparative Analysis of 8-Bit ALU in 90 and 45 nm Technologies Using GDI Technique. In: Saini, H., Singh, R., Kumar, G., Rather, G., Santhi, K. (eds) Innovations in Electronics and Communication Engineering. Lecture Notes in Networks and Systems, vol 65. Springer, Singapore. https://doi.org/10.1007/978-981-13-3765-9_42

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-3765-9_42

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-3764-2

  • Online ISBN: 978-981-13-3765-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation