Skip to main content

Error Detection Using Counting Technique in Low-Power VLSI

  • Conference paper
  • First Online:
Book cover Soft Computing and Signal Processing

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 900))

  • 802 Accesses

Abstract

In this paper, error detector circuits have been designed and compared with each other in different aspects. The different architecture has been simulated and verified in Virtuoso tool. For circuit verification, GDI technique and static CMOS technique have been used. As we know VLSI technology is used for low power consumption, less size, less delay, etc. These are critical design issues in most modern embedded system. As we have several techniques to check error in the circuit like using Hamming code method, parity generate method. In this paper, a new technique is proposed named as “error detection using counting technique” with that number of zeros or number of ones can be counted. It increases the chances of finding errors. This technique is compared with other techniques such as even parity generator and odd parity generator. The proposed technique is designed and compared using sub-micron technology in Cadence software.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. S. Fadnavis, An HVD based error detection and correction code in HDLC protocol used for communication. Int. J. Adv. Res. Comput. Commun. Eng. 2(6), 2349–2353 (2013)

    Google Scholar 

  2. A. Wang, N. Kaabouch, FPGA based design of a novel enhanced error detection and correction technique. IEEE 3(5), 25–29 (2008)

    Google Scholar 

  3. B.A. Forouzan, Data Communication and Networking 2nd edn. (Tata McGraw Hill)

    Google Scholar 

  4. B.A Forouzan, Data Communication and Networking, 4th edn. (Tata McGrawHill Publication)

    Google Scholar 

  5. D. Sinha, T. Sharma, K.G. Sharma, Prof. B.P. Singh, Design and Analysis of low Power 1-bit Full Adder Cell. IEEE (2011)

    Google Scholar 

  6. A. Anand Kumar, Fundamentals of Digital Circuits, PHI 2nd edn.

    Google Scholar 

  7. S. Sharma, V. Kumar, An HVD based error detection and correction of soft errors in semiconductor memories used for space application, in International Conference on Devices, Circuits and Systems (ICDCS), 2012, pp. 563–556

    Google Scholar 

  8. Using hierarchy in design automation: the fault collapsing problem, in 11th VLSI Design and Test Symposium Kolkata, 8–11 Aug 2007

    Google Scholar 

  9. Jump up^ A. Veneris, R. Chang, M.S. Abadir, S. Seyedi, Function fault equivalence and diagnostic test generation in combinational logic circuits using conventional ATPG

    Google Scholar 

  10. S. Sharma, Digital Communication, 2nd edn. (SK Kataria & Sons Publication)

    Google Scholar 

  11. C.E. Shannon, A mathematical theory of communication. Bell Syst. Tech. J. 27, p. 418 (1948)

    Article  MathSciNet  Google Scholar 

  12. S. Lin, D.J. Jr. Costello, Error Control Coding: Fundamentals and Applications (Prentice-Hall, 1983). ISBN 0-13-283796-X

    Google Scholar 

  13. W.C. Huffman, V.S. Pless,  Fundamentals of Error-Correcting Codes (Cambridge University Press, 2003). ISBN 978-0-521-78280-7

    Google Scholar 

  14. F.J. MacWilliams, N.J.A. Sloane, The Theory of Error-Correcting Codes (North-Holland, 1977), p. 35. ISBN 0-444-85193-3

    Google Scholar 

  15. J.H. van Lint, Introduction to Coding TheoryGTM. 86, 2nd edn. (Springer, 1992). p. 31. ISBN 3-540-54894-7

    Google Scholar 

  16. W.E. Ryan, S. Lin, Channel Codes: Classical and Modern (Cambridge University Press, 2009), p. 4. ISBN 978-0-521-84868-8

    Google Scholar 

  17. M. Greferath, An introduction to ring-linear coding theory, in Gröbner Bases, Coding, and Cryptography ed. by M. Sala, T. Mora, L. Perret, S. Sakata, C. Traverso (Springer Science & Business Media, 2009). ISBN 978-3-540-93806-4

    Google Scholar 

Download references

Acknowledgements

Behind every achievement, there is unfathomable sea of gratitude to those who supported it and without whom it would ever have been a successful one. I am thankful to my Principal and Head of Department for their support and encouragement. This paper is dedicated to my beloved son.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kumud Kumar Bhardwaj .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Bhardwaj, K.K., Swapna Rani, T. (2019). Error Detection Using Counting Technique in Low-Power VLSI. In: Wang, J., Reddy, G., Prasad, V., Reddy, V. (eds) Soft Computing and Signal Processing . Advances in Intelligent Systems and Computing, vol 900. Springer, Singapore. https://doi.org/10.1007/978-981-13-3600-3_42

Download citation

Publish with us

Policies and ethics