Design and Modelling of Different Types of SRAMs for Low-Power Applications

  • V. Vijayalakshmi
  • B. Mohan Kumar NaikEmail author
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 898)


In this work, different types of SRAMs were designed and characterized these cells in terms of temperature, voltage, static noise margin, leakage power, and total power. These SRAMs were designed and stimulated in Cadence using 45-nm technology.


SRAM cell Leakage power Static noise margin Cadence 



The authors wish to thank New Horizon College of Engineering for supporting this work.


  1. 1.
    Gupta, D.C., Raman, A.: Analysis of leakage current reduction techniques in SRAM cell in 90 nm CMOS technology. Int. J. Comput. Appl. 50(19), 0975–8887 (2012)Google Scholar
  2. 2.
    Shukla, N.K., Singh, R.K., Pattanaik, M.: Design and analysis of a novel low-power SRAM bit—cell structure at deep—sub-micron CMOS technology for mobile multimedia applications. Int. J. Adv. Comput. Sci. Appl. 2(5), 43–49 (2011)Google Scholar
  3. 3.
    Vamsi Kiran, P.N., Saxena, N.: Design and analysis of different types SRAM cell topologies. In: IEEE Sponsored 2nd International Conference on Electronics & Communication System (ICECS 2015)Google Scholar
  4. 4.
    Mitra, A: Design and analysis of an 8T read decoupled dual port SRAM cell for low power high speed applications. World Acad. Sci. Eng. Technol. Int. J. Electron. Commun. Eng. 8(4) (2014)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.New Horizon College of EngineeringVTUBengaluruIndia

Personalised recommendations