Abstract
Circuit designing is an emerging field and as per the recent trend it evolves digital devices in use—portable as well as smaller in size. This paper proposes two designs of full subtractor circuit based upon eight and nine transistors demonstrating low power consumption and high-speed switching. The combination of 3T XOR and modified gate diffusion input (M-GDI) technique has been implied to realize the circuits. The circuit realization and simulations have been performed using DSCH 3.5. The design has been further verified and simulated in Xilinx ISE 14.7 environment, coded using Verilog HDL.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Dhar, K., Chatterjee, A., Chatterjee, S.: Design of an energy efficient, high speed, low power full subtractor using GDI technique. In: Proceeding of the 2014 IEEE Students’ Technology Symposium TS14P01 041 978-1-4799-2608-4/14/$31.00 ©2014 IEEE 199
Prince, R.M.: Design of an energy efficient, low power dissipation half subtractor using GDI technique. Int. J. Eng. Trends Technol. 36(2) (2016)
Shekhawat, V., Sharma, T., Sharma, K.G.: 2-bit magnitude comparator using GDI technique. In: IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE-2014), 09–11 May 2014, Jaipur, India
Singh, H., Kumar, R.: 10-T full subtraction logic using GDI technique. In: 2014 Sixth International Conference on Computational Intelligence and Communication Networks
Uma, R., Dhavachelvan, P.: Modified gate diffusion input technique: a new technique for enhancing performance in full adder circuits. In: 2nd International Conference on Communication, Computing & Security (ICCCS-2012)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sarkar, S., Sarkar, S., Atta, A., Pahari, T., Majumdar, N., Mondal, S. (2019). 9T and 8T Full Subtractor Design Using Modified GDI and 3T XOR Technique. In: Biswas, U., Banerjee, A., Pal, S., Biswas, A., Sarkar, D., Haldar, S. (eds) Advances in Computer, Communication and Control. Lecture Notes in Networks and Systems, vol 41. Springer, Singapore. https://doi.org/10.1007/978-981-13-3122-0_49
Download citation
DOI: https://doi.org/10.1007/978-981-13-3122-0_49
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-3121-3
Online ISBN: 978-981-13-3122-0
eBook Packages: EngineeringEngineering (R0)