Abstract
In this paper, a new technique of source biasing is proposed for leakage reduction in CMOS full adder (FA) circuit. It includes tail transistor between pull-down network and ground (GND). The source terminal of tail transistor is connected to GND during active mode and will be at Vdd in idle mode. High potential at source of tail transistor reduces the potential difference between source and drain of NMOS transistors which reduces gate leakage current. The proposed approach does not have the problem of ground bounce noise (GBN) during idle-to-active mode of transition. The proposed new technique is having reduction in leakage power up to 72% as compared to the existing FA circuit and peak power reduces up to 37% as compared to existing FA circuit while keeping other performance parameters in acceptable range.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Kumar, P., Sharma, R.K.: A new energy efficient full adder design for arithmetic applications. In: 4th International Conference on Signal Processing and Integrated Networks (SPIN), pp. 555–560 (2017)
Park, J.C., Mooney, V.J.: Sleepy stack leakage reduction. IEEE Trans. Very Large Scale Integr. Syst. 14(11), 1250–1263 (2006)
Jiao, H., Kursun, V.: Reactivation noise suppression with sleep signal slew rate modulation in MTCMOS circuits. IEEE Trans. Very Large Scale Integr. Syst. 21(3), 533–545 (2013)
Kim, K., Nan, H., Choi, K.: Ultra low-voltage power gating structure using low threshold voltage. Int. Conf. Circuits Syst. II; Express Briefs 56(12), 926–930 (2009)
Parameshwara, M.C., Srinivasaiah, H.C.: Low power hybrid 1-bit full adder circuit for energy efficient arithmetic applications. J. Circuits Syst. Comput. 26(1), 1750014–1750029 (2017)
Sharma, V.K., Pattanaik, M.: A reliable ground bounce noise reduction technique for nanoscale CMOS circuits. Int. J. Electron. 102, 1852–1866 (2015)
Ahmad, M.M.D., Manjunathachari, K., Lalkishore, K.: Analysis of low run-time leakage in a 10 transistors full adder in 45 nm technology. In: International Conference Proceedings/TENCON, pp. 152–156 (2016)
Bhanuprakash, R., Pattanaik, M., Rajput, S.S., Mazumdar, K.: Analysis and reduction of ground bounce noise and leakage current during mode transition of stacking power gating logic circuits. In: IEEE International Conference Proceedings/TENCON, pp. 1–6 (2009). https://doi.org/10.1109/tencon.2009.5395850
Lorenzo, R., Chaudhury, S.: A Novel low leakage body biasing techniques for cmos circuits. Can. J. Pure Appl. Sci. 10(1), 3827–3834 (2016)
Kumar, A., Srivastava, P., Pattanaik, M.: Design of high-speed power efficient full adder with body biasing. In: Procedding of 2015 Global Conference on Communication Technology, pp. 667–672 (2015)
Navi, K., Kavehei, O.: Low-power and high-performance 1-bit full adder. J. Comput. 3(2), 48–54 (2008)
Moaiyeri, M.H., Mirzaee, R.F.: Two new low-power and high-performance full adders. J. Comput. 4(2), 119–126 (2009)
Guindi, R.S., Najm, F.N.: Design techniques for gate-leakage reduction in CMOS circuits. In: Proceeding International Symposimum Qual. Electron. Des. ISQED 2003, pp. 61–65 (2003)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Goyal, C., Singh Ubhi, J., Raj, B. (2019). Leakage Reduction in Full Adder Circuit Using Source Biasing at 45 nm Technology. In: Rawat, B., Trivedi, A., Manhas, S., Karwal, V. (eds) Advances in Signal Processing and Communication . Lecture Notes in Electrical Engineering, vol 526. Springer, Singapore. https://doi.org/10.1007/978-981-13-2553-3_29
Download citation
DOI: https://doi.org/10.1007/978-981-13-2553-3_29
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-2552-6
Online ISBN: 978-981-13-2553-3
eBook Packages: EngineeringEngineering (R0)