Abstract
This paper presents a single-ended eight-transistor (8T) static random-access memory (SRAM). The proposed cell achieves enhanced write ability by weakening the pull up transistor during write ‘0’. Feedback loop cutting approach is employed for successfulwrite ‘1’ operation. Unlike the conventional 6T cell, proposed 8T cell employs separate transistors for read and write operations to eliminate conflicting design requirement on access transistor. Simulation is done on 180 nm CMOS technology on Cadence. Write static noise margin (WSNM) of the proposed SRAM cell is 9% largerthan that of the conventional 6T cell at 400 mV. The proposed cell consumesless leakage power 0.94x as that of the conventional 6T cell at 400 mV.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Soeleman, H., Roy, K.: Robust subthreshold logic for ultra-low power operation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 9(1), 90–99 (2001)
International Technology Roadmap for Semiconductors: Semiconductor Industry Association (SIA), SanFrancisco, CA. http://www.itrs.net
Lin, S., Kim, Y., Lombardi, Y.: A highly-stable nanometer memory for low-power design. In: IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems, pp. 17–20 (2008)
Pal, S., Islam, A.: Variant tolerant differential 8T SRAM cell for ultralow power applications. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 35(4), 549–558 (2016)
Bhavnagarwala, A., Tang, X., Meindl, J.: The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J. Solid-State Circ. 36(4), 658–665 (2001)
Calhoun, B.H., Chandrakasan, A.P.: Static noise margin variation for sub-threshold SRAM in 65-nm CMOS. IEEE J. Solid-State Circ. 41(7), 1673–1679 (2006)
Chang, M.F., Chang, S.W., Chou, P.W., Wu, W.C.: A 130 mV SRAM with expanded write and read margins for threshold applications. IEEE J. Solid State Circ. 46(2), 520–529 (2011)
Kushwah, C.B., Vishvakarma, S.K.: A single-ended with dynamic feedback control 8T sub threshold SRAM cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(1), 373–377 (2016)
Lu, C.Y., et al.: A 0.325 V, 600-kHz, 40-nm 72-kb 9T subthreshold SRAM with aligned boosted write word line and negative write bit line write-assist. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(5), 958–962 (2015)
Oh, T.W., Jeong, H., Kang, K., Park, J., Yang, Y., Jung, S.O.: Power-gated 9T SRAM cell for low-energy operation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25, 1183–1187 (2017). https://doi.org/10.1109/TVLSI.2016.2623601
Pasandi, G., Fakhraie, S.: A new sub-threshold 7T SRAM cell design with capability of bit-interleaving in 90 nm CMOS. In: 21st Iranian Conference on Electrical Engineering (ICEE) (2013). https://doi.org/10.1109/IranianCEE.2013.6599738
Wen, L., Duan, Z., Li, Y., Zeng, X.: Analysis of read disturb-free 9T SRAM cell with bit-interleaving capability. Microelectron. J. 45, 815–824 (2014)
Noguchi, H., et al.: Which is the best dual port SRAM in 45 nm process technology?-8T, 10T single ended, and 10T differential. In: IEEE International Conference on Integrated Circuit Design and Technology (ICICDT), pp. 55–58 (2008)
Ahmad, S., Gupta, M.K., Alam, N., Hasan, M.: Single-ended Schmitt-trigger based robust low power SRAM cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(8), 2634–2642 (2016)
Madiwalar, B., Kariyappa, B.S.: Single bit line 7T SRAM cell for low power and high SNM. In: International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s), pp. 223–228 (2013)
Pasandi, G., Fakhraie, S.: An 8T low voltage and low-leakage half selection disturb-free SRAM using bulk-CMOS and FinFETs. IEEE Trans. Electron Devices 61(7), 2357–2363 (2014)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Mansore, S.R., Gamad, R.S., Mishra, D.K. (2019). Design of a Single-Ended 8T SRAM Cell for Low Power Applications. In: Verma, S., Tomar, R., Chaurasia, B., Singh, V., Abawajy, J. (eds) Communication, Networks and Computing. CNC 2018. Communications in Computer and Information Science, vol 839. Springer, Singapore. https://doi.org/10.1007/978-981-13-2372-0_44
Download citation
DOI: https://doi.org/10.1007/978-981-13-2372-0_44
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-2371-3
Online ISBN: 978-981-13-2372-0
eBook Packages: Computer ScienceComputer Science (R0)