Abstract
DES (Data Encryption Standard) is one of the most classical algorithms of cryptography and its higher security makes it hard to be broke for a very long time. However, along with the constant development of computer technology, especially in the 21st century, DES cannot be applied widely because of its low efficiency. Recently, the novel heterogeneous multi-core architecture represented by APU (Accelerated Processing Unit), provides a new solution for the above problems. APU integrates CPU and GPU in a groundbreaking manner and makes the algorithm to make full use of the performance advantage of heterogeneous multi-core system by realizing the HSA (Heterogeneous System Architecture) standard. This paper realizes DES on the fresh APU processor. By analyzing the performance, two kinds of improved schemes are proposed. The experimental results show that the running efficiency of algorithm can be greatly improved by using APU with reasonable optimization. In the same way, the other DES-like algorithm would also be optimized on these heterogeneous multi-core architecture.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Diffie, W., Hellman, M.E.: Exhaustive cryptanalysis of the NBS data encryption standard. Computer 10(6), 74–84 (1997)
Smid, M.E., Branstad, D.K.: The data encryption standard - past and future. Proc. IEEE 76(5), 550–559 (1988)
Shepherd, S.J.: A high-speed software implementation of the data encryption standard. Comput. Secur. 14(4), 349–357 (1995)
Han, S.J., Oh, H.S., Park, J.: The improved data encryption standard (DES) algorithm. In: IEEE 4th International Symposium on Spread Spectrum Techniques and Applications (IEEE ISSSTA 1996), Mainz, Germany, vol. 3, pp. 1310–1314 (1996)
Arich, T., Eleuldj, M.: Hardware implementations of the data encryption standard. In: 14th International Conference on Microelectronics, Beirut, Lebanon, pp. 100–103 (2002)
Lupescu, G., Gheorghe, L., Tapus, N.: Commodity hardware performance in AES processing. In: 13th IEEE International Symposium on Parallel and Distributed Computing (ISPDC), France, pp. 82–86 (2014)
APU. https://www.amd.com/en/products/desktop-processors-7th-gen-am4
Zhang, W.B., Chen, C., Liu, F., et al.: Linux kernel driver support to heterogeneous system architecture. In: The 2015 International Conference on Computer Science (CCSE 2015), Guangzhou, China (2015)
Bao, Z.S., Chen, C., Zhang, W.B., et al.: Study on heterogeneous queuing. In: International Conference on Information Engineering and Communications Technology (IECT 2016), Shanghai, China (2016)
HSA Foundation. http://www.hsafoundation.com/
Acknowledgement
This work was supported by the Foundation of Beijing key laboratory on Trusted Computing (Project No. BZ005), the significant special project for Core electronic devices, high-end general chips and basic software products (2012ZX01039-004), and also supported by Beijing Key Laboratory on Integration and Analysis of Large Scale Stream Data.
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Bao, Z., Chen, C., Zhang, W. (2018). Improved DES on Heterogeneous Multi-core Architecture. In: Zhou, Q., Gan, Y., Jing, W., Song, X., Wang, Y., Lu, Z. (eds) Data Science. ICPCSEE 2018. Communications in Computer and Information Science, vol 901. Springer, Singapore. https://doi.org/10.1007/978-981-13-2203-7_34
Download citation
DOI: https://doi.org/10.1007/978-981-13-2203-7_34
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-2202-0
Online ISBN: 978-981-13-2203-7
eBook Packages: Computer ScienceComputer Science (R0)