Abstract
In this paper, current starved voltage controlled oscillators (CSVCO) using CMOS 180 nm technology are designed and their performances are evaluated. Then, a comparative study of different topologies of CSVCO like five-stage and seven-stage CSVCO is performed on the basis of power consumption, phase noise, center frequency, and tuning range. The simulation results reveal the better performance of the proposed design as compared to existing current starved VCO in terms of phase noise and power consumption.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Hajimiri A, Lee TH (1999) The design of low noise oscillator. Kluwer Academic Publishers
Kang SM, Leblebici Y CMOS digital integrated circuits: analysis and design, 3rd edn. McGraw-Hill Publication
William Shing TY, Luong HC (2001) A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator. IEEE Trans Circ Syst II Analog Digital Signal Process 48:216–221
Rout PK, Acharya DP, Nanda U (2018) Advances in analog integrated circuit optimization: a survey. In: Applied optimization methodologies in manufacturing systems. IGI Global, USA, pp 309–333
Nanda U, Acharya DP (2017) An efficient technique for low power fast locking PLL operating in minimized dead zone condition. In: International conference on devices for integrated circuits, pp 396–400, 23–24 Mar 2017, Kalyani, India
Nanda U, Acharya DP, Patra SK (2013) Design of a low noise PLL for GSM application. In: International conference on circuits, controls and communications (CCUBE), pp 1–5, 27–28 Dec 2013, Bangalore, India
Bhardwaj M, Pandey S (2015) Design and performance analysis of wideband CMOS voltage controlled ring oscillator. In: 2nd international conference on electronics and communication systems (ICECS)
Saeidi B et al (2010) A wide-range VCO with optimum temperature adaptive tuning. In: Radio frequency integrated circuits symposium (RFIC), 2010. IEEE
Caruso G, Macchiarella A (2008) Low power design of delay interpolating VCO. In: ICSES, pp 129–132, Sept 2008
Duster JS, Kornegay KT (2004) A comparative study of MOS VCOs for low voltage high performance operation. In: Proceedings of international symposium on low power electronics and design, pp 244–247
Lu LH, Hsieh HH (2006) A widetuning-range CMOS VCO with a differential tunable active inductor. IEEE Trans Microw Theor Tech
Nanda U, Acharya DP (2017) Adaptive PFD selection technique for low noise and fast PLL in multi-standard radios. Microelectr J. Elsevier, 64:92–98
Nanda U (2016) A novel error detection strategy for a low power low noise all-digital phase locked loop. J Low Power Electron, Am Sci Publ 12:30–34
Nanda U, Acharya DP, Patra SK (2014) Low noise and fast locking PLL using a variable delay element in the phase frequency detector. J Low Power Electron Am Sci Publ 10:53–57
Lee SY, Amakawa S (2010) Low-phase-noise wide-frequency-range differential ring-VCO with non-integral sub harmonic locking in 0.18 µm CMOS, 27–28 Sept 2010
Kang S, Leblebici Y (2003) CMOS digital integrated circuits: analysis and design. Tata McGraw-Hill Edition
Lee TH, Hajimiri A (2000) Oscillator phase noise: a tutorial. IEEE J Solid-State Circ 35:326–336
Kinger B et al (2015) Design of improved performance voltage controlled ring oscillator. In: Fifth international conference on advanced computing & communication technologies (ACCT)
Panda M, Mal AK (2015) Design and performance analysis of voltage controlled oscillator in CMOS technology. In: International conference on signal processing and communication (ICSC)
Mishra A, Sharma GK (2015) Performance analysis of current starved VCO in 180 nm. In: 2015 annual IEEE India conference (INDICON). IEEE
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Nanda, U., Nayak, D., Pattnaik, S.K., Swain, S.K., Biswal, S.M., Biswal, B. (2019). Design and Performance Analysis of Current Starved Voltage Controlled Oscillator. In: Panda, G., Satapathy, S., Biswal, B., Bansal, R. (eds) Microelectronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 521. Springer, Singapore. https://doi.org/10.1007/978-981-13-1906-8_25
Download citation
DOI: https://doi.org/10.1007/978-981-13-1906-8_25
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-1905-1
Online ISBN: 978-981-13-1906-8
eBook Packages: EngineeringEngineering (R0)