Abstract
Prototype developments of cognitive radio sensor nodes (CRSNs) need to minimize the utilization of hardware and power consumption as they have an inherent limitation in terms of transmission power consumption, communication capabilities, processing speed, and memory resources. In this paper, a power-sharing algorithm based on game theory is implemented in FPGA for an embedded wireless system in which both Primary User (PU) and CRSN operate simultaneously and a dedicated hardware unit takes the decision about the power transmission for both PU and CRSN. Hardware architecture is designed in Verilog hardware description language in Vivado Design Suite 2015.3 using IEEE 754 floating point format with 64-bit double-precision. The hardware module analyzed in real time in DIGILENT ZED BOARD (xcz-7z020 clg484-1) using integrated logic analyzer shows computational time and computational power of 4.55 µs and 9 mw, respectively. Comparative performance analysis of the hardware and MATLAB simulation shows that the former provides less computing power to CRSN compared to the simulated value. However, number of iteration varies in simulation for the distance of the node from the base station whereas it is almost constant in the hardware module.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Akan, O.B., Karli, O.B., Ergul, O.: Cognitive radio sensor networks. IEEE Netw. 34–40 (2009)
Prakash, P., Lee, S.R., Noh, S.K., Choi, D.Y.: Issues in realization of cognitive radio sensor network. Int. J. Control Autom. 7, 141–152 (2014)
Das, S., Mukhopadhyay, S.: SoC FPGA implementation of energy based cooperative spectrum sensing algorithm for cognitive radio. In: 6th International Conference on Computers and Devices for Communication (CODEC), pp. 16–18, Dec 2015
Srinu, S., Sabat, S.L., Udgata, S.K.: FPGA implementation of cooperative spectrum sensing for cognitive radio networks. In: Second UK-India-IDRC International Workshop on Cognitive Wireless Systems (UKIWCWS), pp. 13–14, Dec 2010
Lotze, J., Fahmy, S.A., Noguera, J.: Development framework for implementing FPGA-based cognitive network nodes. In: Global Telecommunications Conference, 2009. GLOBECOM 2009. IEEE 30 Nov–4 Dec 2009
Chakraborty, M., Roy Chatterjee, S., Ray, S.: Performance evaluation of nash bargaining power sharing algorithm for integrated cellular phone system. In: 2016 IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics Engineering (UPCON), Dec 9–11, 2016, pp. 125–131
Yang, C.G., Li, J.D., Tian, Z.: Optimal power control for cognitive radio networks under coupled interference constraints: a cooperative game-theoretic perspective. IEEE Trans. Veh. Technol. 59(4), 1696–1706 (2010)
Koskie, S., Gajic, Z.: A Nash game algorithm for sir-based power control in 3G wireless CDMA networks. In: IEEE/ACM Trans. Netw. 13(5), 1017–1026 (2005)
MacKenzie, A.B., Wicker, S.B.: Game theory in communications: Motivation, explanation, and application to power control. Proc. IEEE Global Telecommun. Conf. 2, 821–826 (2001)
Zynq™ Evaluation and Development Hardware User’s Guide (ZedBoard), Version 2.2, 27 Jan 2014
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Roy Chatterjee, S., Chowdhury, J., Chakraborty, M. (2019). Hardware Realization of Power Adaptation Technique for Cognitive Radio Sensor Node. In: Chakraborty, M., Chakrabarti, S., Balas, V., Mandal, J. (eds) Proceedings of International Ethical Hacking Conference 2018. Advances in Intelligent Systems and Computing, vol 811. Springer, Singapore. https://doi.org/10.1007/978-981-13-1544-2_16
Download citation
DOI: https://doi.org/10.1007/978-981-13-1544-2_16
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-1543-5
Online ISBN: 978-981-13-1544-2
eBook Packages: EngineeringEngineering (R0)