Abstract
An FPGA is a programmable logic device, which is a type of integrated circuits that can be used to implement any digital circuit, and so the key technique is how to make programmable ‘hardware’ devices. After the brief introduction of the structure of traditional island-style FPGAs, the technology for programmable devices: antifuse, EEPROM, and SRAM is explained in detail. Then, logic circuits representation with product term, lookup table (LUT), and MUX-type basic logic element are introduced.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
In Boolean logic, a product term is a conjunction of literals, where each literal is either a variable or its negation. A product term logic means an AND-OR array structure.
- 2.
The ProASIC series is the first FPGAs using a flash memory and was originally released in 1995 as a product of the Zycad’s GateField division. Later in 1997, Zycad changed its firm name to GateField and in 2000 was acquired by Actel, and this series then joined Actel’s lineup [6].
- 3.
Up to 500 times for Actel’s ProASIC 3 series [4]. Whether this is enough or not depends on the users and applications.
- 4.
The fuse is a component that protects a circuit from a current higher than the rated value, to prevent accidents. It normally behaves as a conductor, but by cutting the current path by burning out with its own heat (Joule effect) when the current is over the rating, it protects the target circuit.
- 5.
It is a hole provided to connect the gate and the upper layer wiring on the silicon substrate, or the upper layer and the lower layer of the wiring. Via hole is almost a synonym. This term comes from the PCB terminology.
- 6.
A normal static memory reads multiple bits (8 or 16 bits) on a word line determined by an address all at once. At that time, it is also controlled by PT so that it will not collide with data from other words. Here, the term ‘drive’ means to operate one-word line determined by the address.
- 7.
\(V_{DD}\) stands for Voltage Drain and is the supply voltage. In a CMOS circuit using a field effect transistor (FET), since a power supply is connected to a drain terminal, such a name is used. Vth is the threshold voltage. When the voltage applied to the gate (Gate) terminal exceeds this value, it switches on and off.
- 8.
A process driver refers to a product category that leads a semiconductor process. In the past, DRAMs, gate arrays, processors, and so on developed as state-of-the-art processes as products. Currently, high-end processors and FPGAs are at the forefront of miniaturization of semiconductors, and all the latest technologies are being introduced.
- 9.
Detailed explanations of this circuit are omitted for now in order to focus on the concept of FPGAs. More information will be provided later in the chapter.
- 10.
For example, a method of using an 8-input LUT that can be divided in multiple small LUT clusters like two 7-input LUTs, or a 7-input LUTs and two 6-input LUTs.
- 11.
The production of the ACT series has already been stopped, and they are currently unavailable.
- 12.
A set of logical functions that can create all logical functions is called a universal logical function set. In the universal logical function set, there are also sets of only gates such as NAND and NOR besides the NOT, AND, and OR.
References
S. Brown, J. Rose, FPGA and CPLD architectures: a tutorial. IEEE Des. Test Comput. 13(2), 42–57 (1996). https://doi.org/10.1109/54.500200
T. Sueyoshi, H. Amano (eds.), Reconfigurable System (in Japanese) (Ohmsha Ltd., 2005). ISBN-13:978-4274200717
T. Speers, J.J. Wang, B. Cronquist, J. McCollum, H. Tseng, R. Katz, I. Kleyner, 0.25 mm FLASH Memory Based FPGA for Space Applications (Actel Corporation, 2002), http://www.actel.com/documents/FlashSpaceApps.pdf
Actel Corporation, ProASIC3 Flash Family FPGAs Datasheet (2010), http://www.actel.com/documents/PA3_DS.pdf
R.J. Lipp, et al., General Purpose, Non-Volatile Reprogrammable Switch, US Pat. 5,764,096 (GateField Corporation, 1998)
Design Wave Magazine, FPGA/PLD Design Startup2007/2008, CQ (2007)
M.J.S. Smith, Application-Specific Integrated Circuits (VLSI Systems Series) (Addison-Wesley Professional, 1997). ISBN-13: 978-0201500226
Actel Corporation, ACT1 series FPGAs (1996), http://www.actel.com/documents/ACT1_DS.pdf
QuickLogic Corporation, Overview: ViaLink, http://www.quicklogic.com/vialink-overview/
R. Wong, K. Gordon, Reliability mechanism of the unprogrammed amorphous silicon antifuse, in International Reliability and Physics Symposium (1994)
I. Kuon, R. Tessier, J. Rose, FPGA Architecture: Survey and Challenges (Now Publishers, 2008). ISBN-13: 978-1601981264
H. Hsieh, 5-Transistor memory cell which can be reliably read and written, US Pat. 4,750,155 (Xilinx Incorporated, 1988)
H. Hsieh, 5-transistor memory cell with known state on power-up, US Pat. 4,821,233 (Xilinx Incorporated, 1989)
R.H. Freeman, et al., Distributed memory architecture for a configurable logic array and method for using distributed memory, US Pat. 5,343,406 (Xilinx Incorporated, 1994)
T.J. Bauer, Lookup tables which double as shift registers, US Pat. 5,889,413 (Xilinx Incorporated, 1999)
Actel Corporation, in ACT1 Series FPGAs Features 5V and 3.3V Families fully compatible with JEDECs (Actel, 1996)
M. John, S. Smith, Application-Specific Integrated Circuits (Addison-Wesley, 1997)
M. Iida, M. Amagasaki, Y. Okamoto, Q. Zhao, T. Sueyoshi, COGRE: a novel compact logic cell architecture for area minimization. IEICE Trans. Inf. Syst. E95-D(2), 294–302 (2012)
Q. Zhao, K. Yanagida, M. Amagasaki, M. Iida, M. Kuga, T. Sueyoshi, A logic cell architecture exploiting the Shannon expansion for the reduction of configuration memory, in Proceedings of 24th International Conference on Field Programmable Logic and Applications (FPL2014), Session T2a.3 (2014)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Iida, M. (2018). What Is an FPGA?. In: Amano, H. (eds) Principles and Structures of FPGAs. Springer, Singapore. https://doi.org/10.1007/978-981-13-0824-6_2
Download citation
DOI: https://doi.org/10.1007/978-981-13-0824-6_2
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-0823-9
Online ISBN: 978-981-13-0824-6
eBook Packages: Computer ScienceComputer Science (R0)