Abstract
Flash-memory-based solid-state drives (SSDs) provide faster random access and data transfer rates than electromechanical drives and today can often serve as rotating-disk replacements, but the host interface to SSDs remains a performance bottleneck. PCI Express (PCIe)-based SSDs together with the standard called NVMe (Non-Volatile Memory express) solves this interface bottleneck. This chapter walks the reader through the SSD block diagram, from the NAND memory to the Flash controller (including wear leveling, bad block management, and garbage collection ). PCIe basics and different PCIe SSD architectures are reviewed. Finally, an overview on the standardization effort around PCI Express is presented.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
G. Campardo, R. Micheloni, D. Novosel, VLSI-Design of Non-Volatile Memories (Springer, Berlin, 2005)
A. Kawaguchi, S. Nishioka, H. Motoda, A flash-memory based file system, in Proceedings of the USENIX Winter Technical Conference (1995), pp. 155–164
J. Kim, J.M. Kim, S. Noh, S.L. Min, Y. Cho, A space-efficient flash translation layer for compact flash systems. IEEE Trans. Consum. Electron. 48(2), 366–375 (2002)
S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S.-W. Park, H.-J. Songe, FAST: A log-buffer based FTL scheme with fully associative sector translation, in 2005 US-Korea Conference on Science, Technology, & Entrepreneurship (Seoul, Aug 2005)
T. Tanzawa, T. Tanaka, K. Takekuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takekuchi, K. Ohuchi, A compact on-chip ECC for low cost flash memories. IEEE J. Solid-State Circuits 32(May), 662–669 (1997)
G. Campardo, R. Micheloni et al., 40-mm2 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory. IEEE J. Solid-State Circuits 35(11), 1655–1667 (2000)
R. Micheloni et al., A 4 Gb 2b/cell NAND flash memory with embedded 5b BCH ECC for 36 MB/s system read throughput, in IEEE International Solid-State Circuits Conference Dig. Tech. Papers (Feb 2006), pp. 142–143
R. Micheloni, A. Marelli, R. Ravasio, Error Correction Codes for Non-Volatile Memories (Springer, Dordrecht, 2008)
C. Park et al., A high performance controller for NAND flash-based Solid State Disk (NSSD), in IEEE Non-Volatile Semiconductor Memory Workshop NVSMW (Feb 2006), pp. 17–20
R. Budruk, D. Anderson, T. Shanley, Mindshare, PCI Express System Architecture (Addison-Wesley, Boston, 2003)
K. Kong, Enabling Multi-peer Support with a Standard-Based PCI Express Multi-ported Switch, White Paper (Jan 2006), www.idt.com
K. Kong, Non-Transparent Bridging with IDT 89HPES32NT24G2 PCI Express NTB Switch, AN-724 (Sept 2009), www.idt.com
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Eshghi, K., Micheloni, R. (2018). SSD Architecture and PCI Express Interface. In: Micheloni, R., Marelli, A., Eshghi, K. (eds) Inside Solid State Drives (SSDs). Springer Series in Advanced Microelectronics, vol 37. Springer, Singapore. https://doi.org/10.1007/978-981-13-0599-3_1
Download citation
DOI: https://doi.org/10.1007/978-981-13-0599-3_1
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-0598-6
Online ISBN: 978-981-13-0599-3
eBook Packages: Physics and AstronomyPhysics and Astronomy (R0)