Hardware Architecture of Reconfigurable Cryptographic Processors

  • Leibo LiuEmail author
  • Bo Wang
  • Shaojun Wei


The hardware architecture of reconfigurable cryptographic processors is the customization of the generic reconfigurable computing architecture in the cryptographic field. On the basis of the generic architecture described in Sect.  1.4.1, designers need to optimize each concrete structure and parameter involved in the architecture framework in the cryptographic field. Different from the hardware architecture design of traditional cryptographic processors, i.e., the hardwired design of the data flow diagram for a single cipher algorithm in ASIC and the design of extended instruction set for specific operators and functions of cipher algorithm in ISAP, the hardware design of reconfigurable cryptographic processors shall integrate features of multiple cipher algorithms to implement the flexible and efficient reconfigurable datapath and reconfigurable controller. The reconfigurable computing unit, interconnection networks, heterogeneous module, data storage, configuration control method, configuration information organization, and storage are designed on the basis of common features of cipher algorithms. This chapter summarizes the basic design methods for the hardware architecture of reconfigurable cryptographic processors from the aspects of reconfigurable datapath and reconfigurable controller, thus helping designers analyze how to perform reasonable architecture designs based on a specified demand.


  1. 1.
    Chiou D (2014) Cryptoraptor: high throughput reconfigurable cryptographic processor. In: Proceedings of the 2014 IEEE/ACM international conference on computer-aided design, pp 154–161Google Scholar
  2. 2.
    Mathew S, Sheikh F, Agarwal A et al (2010) 53 Gbps native GF (24)2 composite-field AES-encrypt/decrypt accelerator for content-protection in 45 nm high-performance microprocessors. In: 2010 IEEE symposium on VLSI circuits (VLSIC), pp 169–170Google Scholar
  3. 3.
    Hodjat A, Verbauwhede I (2006) Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors. IEEE Trans Comput 55(4):366–372CrossRefGoogle Scholar
  4. 4.
    Nassimi D, Sahni S (1981) A self-routing Benes network and parallel permutation algorithms. IEEE Trans Comput 30(5):332–340MathSciNetCrossRefGoogle Scholar
  5. 5.
    XiangNan Dai Zibin, Jinsong Xu (2007) A reconfigurable bit permutation system design based on the Benes network. Comput Eng 33(22):178–180Google Scholar
  6. 6.
    Farooq U, Marrakchi Z, Mehrez H (2012) FPGA architectures: an overview. Tree-based heterogeneous FPGA architectures 7–48Google Scholar
  7. 7.
    Hwang K, Jotwani N (2011) Advanced computer architecture. McGraw-Hill, New YorkGoogle Scholar
  8. 8.
    Atak O, Atalar A (2013) BilRC: an execution triggered coarse grained reconfigurable architecture. IEEE Trans Very Large Scale Integr VLSI Syst 21(7):1285–1298CrossRefGoogle Scholar
  9. 9.
    Campi F, König R, Dreschmann M et al (2009) RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip. In: International symposium on system-on-chip, pp 110–113Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. and Science Press, Beijing 2018

Authors and Affiliations

  1. 1.Institute of MicroelectronicsTsinghua UniversityBeijingChina

Personalised recommendations