Patent Issues of Fan-Out Wafer-Level Packaging

  • John H. LauEmail author


In the industry, research institute, and university, there are many engineers, researchers, students, and professors working on fan-out wafer-level packaging. In order to avoid the granted patents in this area, they are trying various methods such as die-up, die-down, die-first, die-last, RDL (redistribution layer)-first, RDL-last, mold-first, mold-last, round temporary carrier, and rectangular temporary carrier. In this chapter, the patent issues of fan-out wafer/panel-level packaging will be investigated. Emphasis will be placed on the claims of the granted patents and the range of things which might be covered under the patents. Depending on the RDL line width/spacing, the material, process, equipment, and application of fan-out wafer/panel-level packaging are examined and some recommendations are made. The patents which impacting the semiconductor packaging the most, so far, will be briefly mentioned first.


  1. 1.
    Lau, J.H., C. Wong, J. Price, and W. Nakayama. 1998. Electronic Packaging. New York: McGraw-Hill Book Company.Google Scholar
  2. 2.
    Lau, J.H. 2015. Patent Issues of Fan-Out Wafer/Panel-Level Packaging. Chip Scale Review 19: 42–46.Google Scholar
  3. 3.
    Kauffman, J. 1969. Method of Packaging Integrated Circuits. US Patent 3,436,810, Filed on July 17, 1967, Patented on April 8, 1969.Google Scholar
  4. 4.
    Lin, P., M. McShane, and P. Wilson. 1993. Semiconductor Device Having a Pad Array Carrier Package. US Patent 5,216,278, Filed on March 2, 1992, Patented on June 1, 1993.Google Scholar
  5. 5.
    Freyman, B., and R. Pennisi. 1991. Overmolded Plastic Pad Array Carriers (OMPAC): A Low Cost, High Interconnect Density IC Packaging Solution for Consumer and Industrial Electronics. In Proceedings of IEEE/ECTC, May 1991, 176–182.Google Scholar
  6. 6.
    Elenius, P., and H. Hollack. 2001. Method for Forming Chip-Scale Package. US Patent 6,287,893, Filed on July 13, 1998, Patented on September 11, 2001.Google Scholar
  7. 7.
    Elenius, P. 1997. FC2SP-(Flip Chip-Chip Size Package). In Proceedings of NEPCON West, February 1997, 1524–1527.Google Scholar
  8. 8.
    Elenius, P. 1998. Flip-Chip Bumping for IC Packaging Contractors. In Proceedings of NEPCON West, February 1998, 1403–1407.Google Scholar
  9. 9.
    Yasunaga, M., S. Baba, M. Matsuo, H. Matsushima, S. Nakao, and T. Tachikawa. 1994. Chip-Scale Package: A Lightly Dressed LSI Chip. In Proceedings of IEEE/CPMT International Electronics Manufacturing Technology Symposium, 169–176.Google Scholar
  10. 10.
    Baba, S., Y. Tomita, M. Matsuo, H. Matsushima, N. Ueda, and O. Nakagawa. 1996. Shellcase—A True Miniature Integrated Circuit Package. In Proceedings of IEEE/ECTC, May 1996, 1251–1257.Google Scholar
  11. 11.
    Marcoux, P. 1994. A Minimal Packaging Solution for Known Good Die and Direct Chip Attachment. In Proceedings of Surface Mount International Conference, August 1994, 19–26.Google Scholar
  12. 12.
    Chanchani, R., K. Treece, and P. Dressendorfer. 1995. A New Mini Ball Grid Array (m-BGA) Multichip Module Technology. In Proceedings of NEPCON West, February 1995, 938–945.Google Scholar
  13. 13.
    Badihi, A., and E. Por. 1995. Shellcase—A True Miniature Integrated Circuit Package. In Proceedings of International FC, BGA, Advanced Packaging Symposium, February 1995, 244–252.Google Scholar
  14. 14.
    Topper, M., J. Simon, and H. Reichl. 1996. Redistribution Technology for Chip-Scale Package Using Photosensitive BCB. Future Fab International, 363–368.Google Scholar
  15. 15.
    Auersperg, J., D. Vogel, J. Simon, A. Schubert, and B. Michel. 1997. Reliability Evaluation of Chip-Scale Packages by FEA and MicroDAC. In Proceedings of Symposium on Design and Reliability of Solder and Solder Interconnections, 439–445.Google Scholar
  16. 16.
    DiStefano, T. 1997. Wafer-Level Fabrication of IC Packages. Chip Scale Review, 20–27.Google Scholar
  17. 17.
    Kohl, J., C. Eichellerger, S. Phillips, and M. Rickley. 1997. Low-Cost Chipscale Packaging and Interconnect Technology. In Proceedings of the CSP Symposium, 37–43.Google Scholar
  18. 18.
    Lau, J.H., and S.W.R. Lee. 1999. Chip Scale Package. New York: McGraw-Hill Book Company.Google Scholar
  19. 19.
    Lau, J.H. 2015. Semiconductors and Packaging for Internet of Things. Chip Scale Review, 25–30.Google Scholar
  20. 20.
    Hedler, H., T. Meyer, and B. Vasquez. 2004. Transfer Wafer-Level Packaging. US Patent 6,727,576, Filed on October 31, 2001, Patented on April 27, 2004.Google Scholar
  21. 21.
    Eichelberger, C., and R. Wojnarowski. 1991. High-Density Interconnect With High Volumetric Efficiency. US Patent 5,019,946, Filed on September 27, 1988, Patented on May 28, 1991.Google Scholar
  22. 22.
    Fillion, R., R. Wojnarowski, M. Gdula, H. Cole, E. Wildi, and W. Daum. 1994. Method for Fabricating an Integrated Circuit Module. US Patent 5,353,498, Filed on July 9, 1993, Patented on October 11, 1994.Google Scholar
  23. 23.
    Eichelberger, C. 1998. Single-Chip Modules, Repairable Multi-Chip Modules, and Methods of Fabrication Thereof. US Patent 5,841,193, Filed on May 20, 1996, Patented on November 24, 1998.Google Scholar
  24. 24.
    Lau, J.H. 2015. 3D IC Integration and Packaging. New York: McGraw-Hill Book Company.Google Scholar
  25. 25.
    Lin, J., J. Hung, N. Liu, Y. Mao, W. Shih, and T. Tung. 2015. Packaged Semiconductor Device With a Molding Compound and a Method of Forming the Same. US Patent 9,000,584, Filed on December 28, 2011, Patented on April 7, 2015.Google Scholar
  26. 26.
    Lau, J.H., N. Fan, and M. Li. 2016. Design, Material, Process, and Equipment of Embedded Fan-Out Wafer/Panel-Level Packaging. Chip Scale Review 20: 38–44.Google Scholar
  27. 27.
    Lau, J.H., et al. 2017. Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging. IEEE Transactions on CPMT 7 (10): 1729–1738.Google Scholar
  28. 28.
    Lau, J.H., et al. 2017. Fan-Out Wafer-Level Packaging (FOWLP) of Large Chip with Multiple Redistribution Layers (RDLs). IMAPS Transactions Journal of Microelectronics and Electronic Packaging 14 (4): 123–131.CrossRefGoogle Scholar
  29. 29.
    Lau, J. H., P. Tzeng, C. Lee, C. Zhan, M. Li, J. Cline, K. Saito, et al. 2014. Redistribution Layers (RDLs) for 2.5D/3D IC Integration. IMAPS Transactions, Journal of Microelectronic Packaging 11 (1): 16–24 (First Quarter 2014).Google Scholar
  30. 30.
    Yu, D. 2014. Wafer-Level System Integration (WLSI) Technologies for 2D and 3D System-In-Package. In SEMIEUROPE 2014.Google Scholar
  31. 31.
    Tseng, C., C. Liu, C. Wu, and D. Yu. 2016. InFO (Wafer Level Integrated Fan-Out) Technology. In IEEE/ECTC Proceedings, 1–6.Google Scholar
  32. 32.
    Hsieh, C., C. Wu, and D. Yu. 2016. Analysis and Comparison of Thermal Performance of Advanced Packaging Technologies for State-of-the-Art Mobile Applications. In IEEE/ECTC Proceedings, 1430–1438.Google Scholar
  33. 33.
    Braun, T., S. Raatz, S. Voges, R. Kahle, V. Bader, J. Bauer, K.-F. Becker, T. Thomas, R. Aschenbrenner, and K. D. Lang. 2015. Large Area Compression Molding for Fan-out Panel Level Packing. In Proceedings of IEEE/ECTC, May 2015, 1077–1083.Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  1. 1.ASM Pacific TechnologyHong KongHong Kong

Personalised recommendations