Abstract
The chapter discusses the static timing analysis (STA) and the role of the STA engineer. The timing paths, maximum frequency calculations, input insertion delay, and output insertion delays are discussed in this chapter with the practical scenarios. The Synopsys PT commands are discussed in this chapter. How to achieve the timing performance to meet the timing constraints is also discussed with the practical scenarios. The chapter is useful for the ASIC and SOC designers to understand the STA concepts and techniques to overcome timing violations in the design. Even this chapter discusses the FPGA timing analysis.
Under thermal equilibrium the product of the free electron concentration and free hole concentration is equal to a constant equal to the square of intrinsi carrier concentration.
Mass action law for semiconductor
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReference
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Taraate, V. (2019). Static Timing Analysis. In: Advanced HDL Synthesis and SOC Prototyping . Springer, Singapore. https://doi.org/10.1007/978-981-10-8776-9_10
Download citation
DOI: https://doi.org/10.1007/978-981-10-8776-9_10
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-8775-2
Online ISBN: 978-981-10-8776-9
eBook Packages: EngineeringEngineering (R0)