Skip to main content
SpringerLink
Log in

A New 1 GS/s Sampling Rate and 400 μV Resolution with Reliable Power Consumption Dynamic Latched Type Comparator

  • Conference paper
  • First Online:
Fundamental Research in Electrical Engineering

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 480))

Abstract

A new high-speed dynamic latched type comparator with reliable resolution is presented in this paper. The proposed paper presents a 1 GS/s sampling rate in presence of 8 mV input offset, and it can detect the very low voltage differences such as ±200 µV at the output nodes, reliably. The power consumption and delay time of the proposed circuit are 750 µw and 257 ps with the power supply of 1.8 V, respectively. Furthermore, the proposed structure is the suitable candidate for high-speed SAR ADC, as well. Simulation results of the suggested circuit are performed using the BSIM3 model of a 0.18 µm CMOS process with the power supply of 1.8 V at all process corners along with the different temperatures in the region −50 to +50 °C, reliably.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Mahdavi S (2017) A 12 bit 76 MS/s SAR ADC with a capacitor merged technique in 0.18 µm CMOS technology. J Elect Comput Eng Innov (JECEI) 5(2):4

    Google Scholar 

  2. Figueiredo PM, Vital JC (2006) Kickback noise reduction techniques for CMOS latched comparators. IEEE Trans Circ Syst II Express Briefs 53(7):541–545

    Article  Google Scholar 

  3. Kazeminia S, Mahdavi S (2016) A 800 MS/s 150 µV input-referred offset single-stage latched comparator. In: 2016 MIXDES—23rd international conference mixed design of integrated circuits and systems, pp 119–123

    Google Scholar 

  4. Jackuline Moni D, Jisha P (2012) High-speed and low-power dynamic latch comparator. In: 2012 ICDCS, pp 259–263

    Google Scholar 

  5. Akbari M, Nejad, MM, Mirbozorgi SA (2013) A new rail-to-rail ultra low voltage high speed comparator. In: 2013 ICEE, pp 1–6

    Google Scholar 

  6. Rabiei A, Najafizadeh A, Khalafi A, Ahmadi SM (2015) A new ultra low power high speed dynamic comparator. In: 2015 23rd Iranian conference on electrical engineering, pp 1266–1270

    Google Scholar 

  7. Majumder A, Das M, Nath B, Mondal AJ, Bhattacharyya BK (2016) Design of low noise high speed novel dynamic analog comparator in 65 nm technology. In: 2016 26th international conference radio elektronika (Radioelektronika), pp 115–120

    Google Scholar 

  8. Sharifi Gharabaghlo N, Moradi Khaneshan T (2017) High resolution CMOS voltage comparator for high speed SAR ADCs. In: 2017 ICEE, pp 511–514

    Google Scholar 

  9. Nanda S, Panda AS, Moganti GLK (2015) A novel design of a high speed hysteresis-based comparator in 90-nm CMOS technology. In: 2015 ICIP, pp 388–391

    Google Scholar 

  10. Singh A, Marwah A, Akashe S (2015) Design of novel low power dynamic latch comparator using multi-fin technology. In: 2015 ICCN, pp 107–110

    Google Scholar 

  11. Lahariya A, Gupta A (2015) Design of low power and high speed dynamic latch comparator using 180 nm technology. In: 2015 ISPCC, pp 129–134

    Google Scholar 

  12. Kapadia DN, Gandhi PP (2013) Implementation of CMOS charge sharing dynamic latch comparator in 130 and 90 nm technologies. In: 2013 IEEE conference on information and communication technologies, pp 16–20

    Google Scholar 

  13. Solis CJ, Ducoudray GO (2010) High resolution low power 0.6 μm CMOS 40 MHz dynamic latch comparator. In: 2010 53rd IEEE international midwest symposium on circuits and systems, pp 1045–1048

    Google Scholar 

  14. Li Y, Zeng T, Chen D (2013) A high resolution and high accuracy R-2R DAC based on ordered element matching. In: 2013 IEEE international symposium on circuits and systems (ISCAS2013), pp 1974–1977

    Google Scholar 

  15. Taherzadeh-Sani M, Lotfi R, Nabki F (2014) A 10-bit 110 kS/s 1.16 μW SA-ADC with a hybrid differential/single-ended DAC in 180-nm CMOS for multichannel biomedical applications. IEEE Trans Circ Syst II Express Briefs 61(8):584–588

    Google Scholar 

  16. Liu C, Huang M, Hsuan Tu Y (2016) A 12 bit 100 MS/s SAR-assisted digital-slope ADC. IEEE J Solid-State Circ 51(12):2941–2950

    Article  Google Scholar 

  17. Aghaie S, Mueller J, Wunderlich R, Heinen S (2014) Design of a low-power calibratable charge-redistribution SAR ADC. In: 2014 10th conference on Ph.D. research in microelectronics and electronics (PRIME), pp 1–4

    Google Scholar 

  18. Mahdavi S, Hadidi K, A 14 bit 17 MS/s 80 dB SNDR low power SAR ADC with energy-efficient switching procedure (unpublished)

    Google Scholar 

  19. Lai W, Huang J, Hsieh C (2014) A 10-bit 20 MS/s successive approximation register analog-to-digital converter using single-sided DAC switching method for control application. In: 2014 CACS international automatic control conference (CACS 2014), pp 29–33

    Google Scholar 

  20. Chung Y, Wu M, Li H (2015) A 12-bit 8.47-fJ/conversion-step capacitor-swapping SAR ADC in 110-nm CMOS. IEEE Trans Circ Syst I Regul Pap 62(1):10–18

    Article  Google Scholar 

  21. Cho Y, Jeon Y, Nam J, Kwon J (2010) A 9-bit 80 MS/s successive approximation register analog-to-digital converter with a capacitor reduction technique. IEEE Trans Circuits Syst II Express Briefs 57(7):502–506

    Article  Google Scholar 

  22. Mahdavi S, Ghadimi E (2017) A new 13-bit 100 MS/s full differential successive approximation register analog to digital converter (SAR ADC) using a novel compound R-2R/C structure. In: 4th international conference on knowledge-based engineering and innovation (KBEI-2017), pp​ 0237–0242

    Google Scholar 

  23. Babayan-Mashhadi S, Lotfi R (2014) Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans Very Large Scale Integr VLSI Syst 22(2):343–352

    Article  Google Scholar 

  24. Mahdavi S, Jafarzadeh M, Poreh M, Ataei S (2017) An ultra high-resolution low propagation delay time and low power with 1.25 GS/s CMOS dynamic latched comparator for high-speed SAR ADCs in 180 nm technology. In: 4th international conference on knowledge-based engineering and innovation (KBEI-2017), pp 0260–0265

    Google Scholar 

  25. Mahdavi S, Poreh M, Alizadeh L, Moradkhani B, Ebrahimi R (2017) A 1.25 GS/s 12 bit and 2.27 mW digital to analog converter (DAC) with 70.22 SNDR based on new hybrid R-C procedure in 180 nm CMOS. Int J Microelectron Comput Sci Poland (in press)

    Google Scholar 

  26. Madhab Dhal L, Pradhan A (2012–2013) Study and analysis of different types of comparators. A thesis submitted to the National Institute of Technology for the degree of Bachelor of Technology in Electronics and Communication Engineering, Rourkela, 2012–2013

    Google Scholar 

  27. Khorami A, Dastjerdi MB, Ahmadi AF (2016) A low-power high-speed comparator for analog to digital converters. In: 2016 ISCAS, pp 2010–2013

    Google Scholar 

  28. Lee H, Park S, Lim C, Kim C (2015) A 100-nW 9.1-ENOB 20-kS/s SAR ADC for portable pulse oximeter. IEEE Trans Circ Syst II Express Briefs 62(4):357–361

    Google Scholar 

  29. Haenzsche S, Höppner S, Ellguth G, Schüffny R (2014) A 12-b 4-MS/s SAR ADC with configurable redundancy in 28-nm CMOS technology. IEEE Trans Circ Syst II Express Briefs 61(11):835–839

    Google Scholar 

  30. Ahmadi M, Namgoong W (2015) Comparator power minimization analysis for SAR ADC using multiple comparators. IEEE Trans Circ Syst I 62(10):2369–2379

    MathSciNet  Google Scholar 

  31. Sujatha K, Narayana Bhagirath T, Garje KK (2015) Design and simulation of high speed comparator for LVDS receiver application. In: 2015 annual IEEE India conference (INDICON), pp 1–6

    Google Scholar 

  32. Aakash S, Anisha A, Jaswanth Das G, Abhiram T, Anita JP (2017) Design of a low power, high speed double tail comparator. In: 2017 ICCPCT, pp 1–5

    Google Scholar 

  33. Kazeminia S, Mahdavi S, Gholamnejad R (2016) Bulk controlled offset cancellation mechanism for single-stage latched comparator. In: 2016 MIXDES—23rd international conference mixed design of integrated, pp 174–178

    Google Scholar 

  34. Diplom O (2013) A study of SAR ADC and implementation of 10-bit asynchronous design. A thesis Submitted to the University of Texas at Austin for the degree of Master of Science in Electrical Engineering

    Google Scholar 

  35. Mousazadeh M (2006) A 10 bit 100 MS/s ADC based on new pipeline of successive approximation ADC. A thesis submitted to the Urmia University for the degree of Master of Science in Electrical Engineering

    Google Scholar 

  36. Yoshioka M, Ishikaw K, Takayama T, Tsukamoto S (2010) A 10-b 50-MS/s 820-µW SAR ADC with on-chip digital calibration. IEEE Trans Biomed Circ Syst 4(6):410–416

    Article  Google Scholar 

  37. Ha H, Lee S, Kim B, Park H, Sim J (2014) A 0.5-V, 1.47-μW 40-kS/s 13-bit SAR ADC with capacitor error compensation. IEEE Trans Circ Syst II Express Briefs 61:840–844

    Google Scholar 

  38. Lim S, Kim J, Yoon K, Lee S (2013) A 12-b asynchronous SAR type ADC for biosignal detection. J Semicond Technol Sci 13(2):108–113

    Article  Google Scholar 

  39. Khosrov DS (2010) A new offset cancelled latch comparator for high-speed, low-power ADCs. In: IEEE Asia Pacific conference on circuits and systems, APCCAS 2010, pp 13–16

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Young Researchers and Elite Club, Tabriz Branch, Islamic Azad University, Tabriz, Iran

    Sina Mahdavi

  2. Department of Microelectronics Engineering, Urmia Graduate Institute, Urmia, Iran

    Maryam Poreh, Shadi Ataei, Mahsa Jafarzadeh & Faeze Noruzpur

Authors
  1. Sina Mahdavi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Maryam Poreh
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Shadi Ataei
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Mahsa Jafarzadeh
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Faeze Noruzpur
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sina Mahdavi .

Editor information

Editors and Affiliations

  1. Department of Electrical Engineering, Amirkabir University of Technology , Tehran, Iran

    Shahram Montaser Kouhsari

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Mahdavi, S., Poreh, M., Ataei, S., Jafarzadeh, M., Noruzpur, F. (2019). A New 1 GS/s Sampling Rate and 400 μV Resolution with Reliable Power Consumption Dynamic Latched Type Comparator. In: Montaser Kouhsari, S. (eds) Fundamental Research in Electrical Engineering. Lecture Notes in Electrical Engineering, vol 480. Springer, Singapore. https://doi.org/10.1007/978-981-10-8672-4_21

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-8672-4_21

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-8671-7

  • Online ISBN: 978-981-10-8672-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation