Optimal Design of Low-Voltage, Two-Stage CMOS Op-amp Using Evolutionary Techniques

  • Bishnu Prasad De
  • K. B. Maji
  • Banibrata Bag
  • Sayan Tripathi
  • R. Kar
  • D. Mandal
  • S. P. Ghoshal
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 470)

Abstract

This article explores the comparative optimizing efficiency of particle swarm optimization (PSO) and simplex-PSO method for the design of a low-voltage, two-stage CMOS op-amp. The concept of PSO is based on communal manner of bird flocking. The disadvantages of PSO are premature convergence and stagnation problem. Simplex-PSO is the combination of Nelder–Mead simplex method and PSO without considering the velocity term. The main idea is to optimize the size of the MOS transistors used for the op-amp circuit to reduce the overall area of the circuit. PSO- and simplex-PSO-based optimized results are confirmed by SPICE-based simulation. SPICE simulation results show that design specifications are approximately met and necessary functionalities are achieved. Simplex-PSO shows the better optimizing efficiency than PSO for the designed circuit.

Keywords

Analog IC Two-stage CMOS op-amp Evolutionary optimization techniques PSO Simplex-PSO 

References

  1. 1.
    J. Kennedy, R. Eberhart, Particle swarm optimization, in Proceedings of the IEEE International Conference on Neural Network, vol. 4 (1995), pp. 1942–1948Google Scholar
  2. 2.
    R. Eberhart, Y. Shi, Comparison between genetic algorithm and particle swarm optimization, in Evolutionary Programming-VII (Springer, 1998), pp. 611–616Google Scholar
  3. 3.
    R.A. Vural, T. Yildirim, Analog circuit sizing via swarm intelligence. AEU Int. J. Electron. Commun. 66(9), 732–740 (2012)CrossRefGoogle Scholar
  4. 4.
    R.A. Vural, T. Yildirim, Swarm intelligence based sizing methodology for CMOS operational amplifier, in Proceedings of the 12th IEEE Symposium on Computational Intelligence and Informatics (2011), pp. 525–528Google Scholar
  5. 5.
    V. Ceperic, Z. Butkovic, A. Baric, Design and optimization of self-biased complementary folded cascode, in Proceedings of the IEEE Mediterranean Electrotechnical Conference (MELECON) (2006), pp. 145–148Google Scholar
  6. 6.
    B.P. De, R. Kar, D. Mandal, S.P. Ghoshal, Optimal selection of components value for analog active filter design using simplex particle swarm optimization. Int. J. Mach. Learn. Cybern. 6(4), 621–636 (2015)CrossRefGoogle Scholar
  7. 7.
    P. Allen, D. Holberg, CMOS Analog Circuit Design, 2nd edn. (Oxford University Press, New York, 2002)Google Scholar
  8. 8.
    B.P. De, R. Kar, D. Mandal, S.P. Ghoshal, Design of symmetric switching CMOS inverter using PSOCFIWA, in Proceedings of the IEEE ICCSP’ 14, pp. 1818–1824, 3–5 Apr 2014, Melmaruvathur, Tamil Nadu, IndiaGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2017

Authors and Affiliations

  • Bishnu Prasad De
    • 1
  • K. B. Maji
    • 2
  • Banibrata Bag
    • 1
  • Sayan Tripathi
    • 1
  • R. Kar
    • 2
  • D. Mandal
    • 2
  • S. P. Ghoshal
    • 3
  1. 1.Department of ECEHITHaldiaIndia
  2. 2.Department of ECENIT DurgapurDurgapurIndia
  3. 3.Department of EENIT DurgapurDurgapurIndia

Personalised recommendations