Design of Low-Power Area-Efficient Shift Register Using Transmission Gate

Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 705)

Abstract

The shift register is sequential logic circuit to store the digital data, also basic structure block in VLSI circuit. This proposes a low-power and area-efficient shift register using transmission gate. Shift register is used small number of pulse clock signal by alignment latches to several shift register and additional temporary latches. The non-stop flow of pulse signal from input side due to this unnecessary of signal flow so the power and delay will essential more, as to overcome this Clock Gating technique is used. The area and power consumption are compact by replacing latches with transmission gate. The area, power, and transistor count have been compared and designed using several latches and flip-flop stages. This technique solves the timing problem between pulsed latches through the use of multiple non-overlap delayed pulsed clock signals instead of the conventional single pulsed clock signal. Clock Gating technique is used for power consumption also delay factor as much as low and latches should be replaced by transmission gate. The static sense amp shared pulse latch (SSASPL) which is the smallest latch has been selected and also power PC Style flip-flop (PPCFF) which is used for calculating power, area, and delay. The shift register uses a small number of the pulsed clock signals by grouping the latches to several sub-shift registers and using additional temporary storage latches. The analysis is carried out using Tanner EDA–Industry Standard EDA design environment using 180 nm technologies. The simulation results are shown. A four-bit shift register using transmission gate in tanner tools used VDD = 3.3 V and power consumption is 1.063 μW.

Keywords

Shift register Clock Gating technique Transmission gate SSASPL PPCFF 

References

  1. 1.
    Yang, B.-D.: Low-power and area-efficient shift register using pulsed latches. IEEE Trans. Circuits Syst.—I: Regul. Pap. 62(6) (2015)MathSciNetCrossRefGoogle Scholar
  2. 2.
    Goyal, S., Singh, G., Sharma, P.: Variation of power dissipation for adiabatic CMOS and conventional CMOS digital circuits. In: IEEE Sponsores 2nd International Conference on Electronics and Communication System (ICECS 2015)Google Scholar
  3. 3.
    Rajesh, P., Chandra, D.S., Kumar, L.S., Kaushik, G.: Comparative analysis of pulsed latch and flip-flop based shift registers for high-performance and low-power systems. IJECT 7 (2016)Google Scholar
  4. 4.
    Mohanty, B.K.: Area–delay–power efficient carry-select adder. IEEE Trans. Circuits Syst.—II: Express Briefs 61(6) (2014)CrossRefGoogle Scholar
  5. 5.
    Heo, S., Krashinsky, R., Asanovic, K.: Activity-sensitive flip-flop and latch selection for reduced energy. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 15(9), 1060–1064 (2007)CrossRefGoogle Scholar
  6. 6.
    Band, A., Jaiswal, V.: Analysis of D flip-flop and latches for reduced power. IJIRCCE 5 (6) (2017)Google Scholar
  7. 7.
    Baker, R.J.: Circuit Design Layout and Stimulation, 2nd edn. (2013)Google Scholar
  8. 8.
    Stojanovic, V., Oklobdzija, V.: Comparative analysis of master slave latches and flip-flops for high-performance and low-power systems. IEEE J. Solid-State Circuits 34(4), 536–548 (1999)CrossRefGoogle Scholar
  9. 9.
    Uyemura, J.P.: Introduction to VLSI Circuits and SystemGoogle Scholar
  10. 10.
    Razavi, B.: Design of Analog CMOS Integrated Circuit, 13th edn.Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  1. 1.Electronics and Telecommunication, DMIETRWardhaIndia

Personalised recommendations