Skip to main content

Design and Simulation of OTA Using 45 nm Technology

  • Conference paper
  • First Online:
System and Architecture

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 732))

  • 610 Accesses

Abstract

OTA is very popular in electronics industry due to its large number of applications. Double gate MOSFETs are strong contenders for nanoscale region due to its better control over SCEs. In this paper, emphasis is to design low power, better phase margin OTA using double gate MOSFETs. The simulations are done at 45 nm technology.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 139.00
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. International Technology Roadmap for Semiconductor (lTRS), WO I Version

    Google Scholar 

  2. Yu, B., Wang, H., Joshi, A., Xiang, Q., Ibok, E., Lin, M.-R.: 15-nm gate length planar CMOS transistor. In: Tech. Dig. IEDM, p. 937 (2001)

    Google Scholar 

  3. Taur, Y.: JEEE SpectruIII, vo1. 36, no. 7, pp. 25–29 (1999)

    Google Scholar 

  4. Tosaka, T., Suzuki, K., Horie, H., Sugii, T.: Scaling parameter dependent model for sub-threshold swing S in double-gate SOI MOSFET’s. IEEE Electron Device Lett. 15(11), 466–468 (1994)

    Article  Google Scholar 

  5. Wong, H.-S.P.: Beyond the conventional MOSFET. In: Proceedings of 31st European Solid-State Device Research Conference, p. 69 (2001)

    Google Scholar 

  6. Razavi, B.: Design of Analog CMOS Amplifier (2001)

    Google Scholar 

  7. Reddy, M.V.R., Sharma, D.K., Patil, M.B., Rao, V.R.: Power-area evaluation of various double-gate RF mixer topologies. IEEE Electron Devices Lett. 26, 664 (2005)

    Article  Google Scholar 

  8. Masahara, M., et al.: Demonstration, analysis, and device design considerations for independent DG MOSFETs. IEEE Trans. Electron Dev. 52(9), 2046–2053 (2005)

    Article  Google Scholar 

  9. Roy, K., Mahmoodi, H., Mukhopadhyay, S., Ananthan, H., Bansal, A., Cakici, T.: Double-Gate SOI Devices for Low-Power and High-Performance Applications. Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN School of Engineering, San Francisco State University (2005)

    Google Scholar 

  10. Kim, K., Fossum, J.G.: Optimal Double-Gate MOSFETs: Symmetrical or Asymmetrical Gates? IEEE (1999)

    Google Scholar 

  11. Kushwah, R.S., Akashe, S.: Design and analysis of tunable analog circuit using double gate MOSFET at 45 nm CMOS technology. IEEE (2013)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Amit Sharma .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Sharma, A., Chand, S., Gill, N. (2018). Design and Simulation of OTA Using 45 nm Technology. In: Muttoo, S. (eds) System and Architecture. Advances in Intelligent Systems and Computing, vol 732. Springer, Singapore. https://doi.org/10.1007/978-981-10-8533-8_4

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-8533-8_4

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-8532-1

  • Online ISBN: 978-981-10-8533-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics