Abstract
A 64-bit Carry Look-ahead Adder (CLA) with radix-four structure is implemented using CMOS and FinFET-based asynchrobatic logic. The performance of designed adder circuits is assessed by comparing their power, energy, and power-delay product with those using 45 nm static CMOS technology over a range of frequencies and supply voltages. The results obtained reveal power and energy savings of up to 82 and 97% for CMOS and FinFET asynchrobatic adders, respectively, as compared to static CMOS circuits. A maximum PDP improvement of 89.47% at 0.5 V supply voltage is obtained with FinFET technology.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
J. Denker, “A review of adiabatic computing,” Proc. of the IEEE Int. Symp. on Low Power Electronics, 1994. pp. 94–97.
S. Mukhopadhyay, A. Raychowdhury, and K. Roy, “Accurate estimation of total leakage in nanometer-scale bulk CMOS circuit based on device geometry and doping profile,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., Vol. 24, No. 3, pp. 363–381, 2005.
D. Hisamoto, Wen-Chin Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, Tsu-Jae King, J. Bokor, and Chenming Hu, “FinFET: a self-aligned double gate MOSFET scalable to 20 nm”, IEEE Trans. Electron Devices, Vol. 47, No. 12, pp. 2320–2325, 2000.
S. Knowles, “ A family of Address,” Proc. of the 15th IEEE Symp. on Computer Arithmetic, 2001, pp. 30–34.
David J. Willingham and Izzet Kale, “A ternary adiabatic logic (TAL) implementation of a four-Trit full-adder,” Proc. of IEEE Int. Conf. (NORCHIP), 2011, November 14–15, Lund, Sweden.
D. J. Willingham and I. Kale, “Asynchronous, quasi-adiabatic (Asynchrobatic) logic for low-power, very wide data width applications,” Proc. of Int. Symp. on Circuits and Systems, 2004, pp. 257–260.
Blotti, S. Pascoli, and R. Saletti, “Sample model for positive feedback adiabatic logic power consumption estimation,” Electronics Letters, Vol. 36, No. 2, pp. 116–118, 2000.
Y. Ye and K. Roy, “Energy recovery circuits using reversible and partially reversible logic,” IEEE Trans. on Circuits Syst. I, Vol. 43, No. 9, pp. 769–778, 1996.
Liao Nan, Cui XiaoXin, Liao Kai, Ma KaiSheng, Wu Di, Wei Wei, Li Rui, and Yu DunShan, “Low power adiabatic logic based on FinFETs,” J. of Sci. China Inform. Sciences, Vol. 57, Issue 2, pp. 1–13, 2014.
D. E. Muller and W. S. Bartky, “A theory of asynchronous circuits,” Proc. of Int. Symp. on the theory of Switching, 1959, pp. 204–243.
Shao-Kai Kai Chang and Chin-Long Wey, “A fast hybrid adder design in 90 nm CMOS process”, IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012, pp. 414–417.
Shao-Hui Shieh, Der-Chen Huang and Ying-Yi Chu, “Low voltage and Low power 64-bit Hybrid adder design based on radix-4 prefix tree Structure”, IEEE International Symposium on Computer, Consumer and Control (IS3C), 2014, pp. 446–449.
R. Suganya and D. Meganathan, “High performance VLSI adders”, Proc. of IEEE Int. Conf. on signal processing, Communication and Networking (ICSCN), 2015, pp. 450–456.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Srilakshmi, K., Tilak, A.V.N., Srinivasa Rao, K., Syamala, Y. (2019). Energy-Efficient 64-Bit Asynchrobatic Adder. In: Nath, V., Mandal, J. (eds) Proceeding of the Second International Conference on Microelectronics, Computing & Communication Systems (MCCS 2017). Lecture Notes in Electrical Engineering, vol 476. Springer, Singapore. https://doi.org/10.1007/978-981-10-8234-4_40
Download citation
DOI: https://doi.org/10.1007/978-981-10-8234-4_40
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-8233-7
Online ISBN: 978-981-10-8234-4
eBook Packages: EngineeringEngineering (R0)