Skip to main content

Design of a New Subthreshold-Level Shifter Using Self-controlled Current Limiter

  • Conference paper
  • First Online:
Innovations in Electronics and Communication Engineering

Part of the book series: Lecture Notes in Networks and Systems ((LNNS,volume 33))

  • 626 Accesses

Abstract

This brief presents new design of subthreshold-level shifter capable of converting an input signal from subthreshold voltage of 0.1 V to above threshold voltage of 1.2 V. Level shifter (LS) circuit makes use of a self-controlled current limiter (feedback loop) for shifting the signal by detecting the output error. In addition, the proposed design has ample process-voltage-temperature (PVT) variation tolerance. Simulation results of subthreshold LS design in 65-nm CMOS technology, shows that the circuit can shift the signal with limited delay, static power and energy consumption. Modified Wilson current mirror (MWCM) LS design (extension) is also implemented in 65-nm technology, which shows much improvement in terms of delay, power, and energy consumption compared to subthreshold LS design.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Chavan A, Macdonald E (2008) Ultra low voltage level shifter to interface sub and super threshold reconfigurable logic cells. In: Proceedings of IEEE Aerospace Conference, Big Sky, MT, USA, 2008, pp. 1–6

    Google Scholar 

  2. Talebzadeh A, Saberi M (2016) A low-power wide range voltage level shifter using a modified Wilson current mirror. In: Proceedings of ICEE conference, Mashhad, Iran, 2016, pp. 1363–1366

    Google Scholar 

  3. Shao H, Tsui C (2007) A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic. In: Proceedings of 33rd ESSCIRC, 2007, pp. 312–315

    Google Scholar 

  4. Hasanbegovic A, Aunet S (2009) Low-power sub threshold to above threshold level shifter in 90 nm process. In: Proceedings of NORCHIP conference, Trondheim, Norway, 2009, pp. 1–4

    Google Scholar 

  5. Osaki Y, Hirose T, Kuroki N, Numa M (2012) A low-power level shifter with logic error correction for extremely low-voltage digital CMOS LSIs. J Solid-State Circ 47(7):1776–1783

    Article  Google Scholar 

  6. Wen L, Cheng X, Tian S, Wen H, Zeng X (2016) Sub threshold level shifter with self-controlled current limiter by detecting output error. IEEE Trans Circuits Syst II, Exp Briefs 63(4):346–350

    Article  Google Scholar 

  7. Lukemeier S, Ruckert U (2010) A sub-threshold to above-threshold level shifter comprising a Wilson current mirror. IEEE Trans Circuits Syst II, Exp Briefs 57(9):721–724

    Article  Google Scholar 

  8. Chen TH, Chen J, Clark LT (2006) Subthreshold to above threshold level shifter design. J Low Power Electron 2(2):251–258

    Article  Google Scholar 

  9. Wooters SN, Calhoun BH, Blalcok TH (2010) An energy-efficient sub-threshold level converter in 130-nm CMOS. IEEE Trans Circuits Syst II, Exp Briefs 57(4):290–294

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Sheereen Sulthana .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Sulthana, S., Ragini, K. (2019). Design of a New Subthreshold-Level Shifter Using Self-controlled Current Limiter. In: Saini, H., Singh, R., Patel, V., Santhi, K., Ranganayakulu, S. (eds) Innovations in Electronics and Communication Engineering. Lecture Notes in Networks and Systems, vol 33. Springer, Singapore. https://doi.org/10.1007/978-981-10-8204-7_22

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-8204-7_22

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-8203-0

  • Online ISBN: 978-981-10-8204-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics