Advertisement

Static Cost-Effective Analysis of a Shifted Completely Connected Network

  • Mohammed N. M. Ali
  • M. M. Hafizur RahmanEmail author
  • Dhiren K. Behera
  • Yasushi Inoguchi
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 711)

Abstract

The computational power challenges have been increased in the contemporary era, and it motivated the scientist community to find alternative choices to replace the current ones. Systems using the conventional computing power became infeasible to cope with the grand computing problems. Therefore, building a system with special characteristics became the main concern of the research work in this area. As a result, multiprocessor systems have been revealed to manipulate the computing tasks in parallel and concurrently, leading to massively parallel computers (MPCs) which have been spread widely as an adopted solution to be used in solving the complex computing challenges. The structure of underlying interconnection network of these systems plays the main role in improving the overall performance, and in controlling the cost of the system. Thus, many topologies of these networks have been presented in order to find the optimal one. In this paper, we present the architecture of a new hierarchical interconnection network (HIN) called shifted completely connected network (SCCN). This network has been described previously, and the static network performance of this network has been evaluated in previous studies. The main focus of this paper is to analyze the static cost-effective parameter of SCCN which can be calculated from the relation between the static parameters.

Keywords

Network-on-chip Interconnection network Hierarchical interconnection network Static network performance Shifted completely connected network (SCCN) 

References

  1. 1.
    Cheng, S. Y., and Chuang, J. H. 1994. Varietal hypercube-a new interconnection network topology for large scale multicomputer. Proceeding of the International Conference on Parallel and Distributed Systems 1994. pp. 703–708, IEEE.Google Scholar
  2. 2.
    Al Faisal, F., Rahman, M. M. H., and Inoguchi, Y. 2016. Topological analysis of low-powered 3D-TESH network. IEICE Tech. Report 2016. Vol. 115, no. 399, pp. 143–148.Google Scholar
  3. 3.
    Awal, M. R., Rahman, M. M. H., and Akhand, M. A. H. 2013. A new hierarchical interconnection network for future generation parallel computer. Proc. of the 16th International Conference on Computer and Information Technology (ICCIT). pp. 314–319, IEEE.Google Scholar
  4. 4.
    Anagnostopoulos, I., Bartzas, A., Vourkas, I., and Soudris, D. 2009. Node resource management for DSP applications on 3D network-on-chip architecture. Proceeding of the 16th International Conference on Digital Signal Processing. pp. 1–6, IEEE.Google Scholar
  5. 5.
    Goossens, K., Dielissen, J., and Radulescu, A. 2005. Æthereal network on chip: concepts, architectures, and implementations. IEEE Design & Test of Computers. Vol. 22, no. 5, pp. 414–421.Google Scholar
  6. 6.
    Dally, W. J., and Towles, B. 2001. Route packets, not wires: On-chip interconnection networks. Proceedings of Design Automation Conference 2001. pp. 684–689, IEEE.Google Scholar
  7. 7.
    Bjerregaard, T., and Mahadevan, S. A survey of research and practices of network-on-chip. ACM Computing Surveys (CSUR). Vol. 38, no. 1, pp. 1.CrossRefGoogle Scholar
  8. 8.
    Miura, Y., Kaneko, M., Rahman, M. M. H., and Watanabe, S. 2013. Adaptive routing algorithms and implementation for TESH network. Communications and Network. 5(1), 34.CrossRefGoogle Scholar
  9. 9.
    Ali, M. N. M., Rahman, M. M. H., & Tengku Sembok, T. M. 2016. SCCN: a cost effective hierarchical interconnection network for network-on-chip. International Journal of Advancements in Computing Technology (IJACT). 8(5), 70–79.Google Scholar
  10. 10.
    Kim, J., Dally, W. J., Scott, S., and Abts, D. 2008. Technology-driven, highly-scalable dragonfly topology. In ACM SIGARCH Computer Architecture News. Vol. 36, no. 3, pp. 77–88. IEEE Computer Society.Google Scholar
  11. 11.
    Rahman, M. M. H., Inoguchi, Y., Yukinori, S. A. T. O., and Horiguchi, S. 2009. TTN: a high performance hierarchical interconnection network for massively parallel computers. IEICE transactions on information and systems. Vol. 92, no. 5, pp. 1062–1078.CrossRefGoogle Scholar
  12. 12.
    Rahman, M. M. H., and Horiguchi, S. 2003. HTN: a new hierarchical interconnection network for massively parallel computers. IEICE Trans on Inf. and Syst. Vol. 86, no. 9, pp. 1479–1486.Google Scholar
  13. 13.
    Ali, M. N. M., Rahman, M. M. H., Nor, R. M., and Sembok, T. M. B. T.2016. A high radix hierarchical interconnection network for network-on-chip. In the Recent Advances in Information and Communication Technology, 2016. pp. 245–254. Springer.Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Mohammed N. M. Ali
    • 1
  • M. M. Hafizur Rahman
    • 2
    Email author
  • Dhiren K. Behera
    • 3
  • Yasushi Inoguchi
    • 4
  1. 1.Department of Computer ScienceKICT, IIUMKuala LumpurMalaysia
  2. 2.CCSITKing Faisal UniversityHofufKingdom of Saudi Arabia
  3. 3.Indira Gandhi Institute of TechnologySarangIndia
  4. 4.School of ISJAISTIshikawaJapan

Personalised recommendations