Abstract
Based on 40 nm standard CMOS process, this paper proposes an easy realized, programmable pre-emphasis transmitter. The circuit is used in high performance SerDes (Serializer-Deserializer) chip, which utilizes a 2-tap current-mode pre-emphasis technique, resulting less design complicacy as well as low noise. Furthermore, a tail current DAC enables equalization to be configurable in order to adapt to various data rate condition. Simulation results show 0–6 db pre-emphasis ability and 0–1.3 V differential output voltage swing under 2.5–6.25 GB/s transmission rate, which meet specifications of high speed serial link standards such as PCIE2.1 and RapidIO2.2.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Balamurugan, G., Kennedy, J., Banerjee, G., Jaussi, J.E., Mansuri, M., O’Mahony, F., Casper, B., Mooney, R.: A scalable 5c15 Gbps, 14c75 mw low-power i/o transceiver in 65 nm cmos. IEEE J. Solid-State Circuits 43(4), 1010–1019 (2008)
Bassi, M., Radice, F., Bruccoleri, M., Erba, S., Mazzanti, A.: A high-swing 45 gb/s hybrid voltage and current-mode pam-4 transmitter in 28 nm cmos fdsoi. IEEE J. Solid-State Circuits 51(11), 2702–2715 (2016)
Hu, C., Chen, S., Huang, P., Liu, Y., Chen, J.: Evaluating the single event sensitivity of dynamic comparator in 5 Gbps serdes. Ieice Electron. Express 12(23), 1–10 (2015)
Huang, K., Wang, Z., Zheng, X., Zhang, C., Wang, Z.: A 80 mw 40 gb/s transmitter with automatic serializing time window search and 2-tap pre-emphasis in 65 nm cmos technology. IEEE Trans. Circuits Syst. I Regul. Papers 62(5), 1441–1450 (2015)
Lin, C.H., Wang, C.H., Jou, S.J.: 5 Gbps serial link transmitter with pre-emphasis. In: Asia and South Pacific Design Automation Conference, Proceedings of the ASP-DAC 2003, pp. 795–800 (2003)
Song, Y.H., Palermo, S.: A 6-Gbit/s hybrid voltage-mode transmitter with current-mode equalization in 90-nm cmos. IEEE Trans. Circuits Syst. II Express Briefs 59(8), 491–495 (2012)
Yan-Hua, X.I.: Periodic signal’s decomposition and composition based on matlab. Comput. Mod. 234–242 (2011)
Yang, N.: Signal attenuation and its variation range analysis in the transmitter-receiver input circuit of the double frequency carrier relaying system with directional comparison. Autom. Electr. Power Syst. 46(2), 362–366 (1983)
Yuan, S., Wu, L., Wang, Z., Zheng, X., Zhang, C., Wang, Z.: A 70 mw 25 GB/s quarter-rate serdes transmitter and receiver chipset with 40 dB of equalization in 65 nm cmos technology. IEEE Trans. Circuits Syst. I Regul. Papers 63(7), 939–949 (2016)
Zhou, N., Huang, K., Lve, F., Wang, Z., Zheng, X., Zhang, C., Li, F., Wang, Z.: A 76 mw 40-GB/s serdes transmitter with 64:1 mux in 65-nm cmos technology. In: International Conference on Electronics Information and Emergency Communication, pp. 155–158 (2016)
Zite, S.E.: Design of a unit current cell for a 12-bit 3.2 GHz current steering digital-to-analog converter (2006)
Acknowledgment
This paper is supported by the research of shared memory architecture for a general purpose microprocessor (No. 61472432).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Tan, H., Chen, H., Liu, S., Ma, X., Chi, Y. (2018). A Programmable Pre-emphasis Transmitter for SerDes in 40 nm CMOS. In: Xu, W., Xiao, L., Li, J., Zhang, C., Zhu, Z. (eds) Computer Engineering and Technology. NCCET 2017. Communications in Computer and Information Science, vol 600. Springer, Singapore. https://doi.org/10.1007/978-981-10-7844-6_4
Download citation
DOI: https://doi.org/10.1007/978-981-10-7844-6_4
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7843-9
Online ISBN: 978-981-10-7844-6
eBook Packages: Computer ScienceComputer Science (R0)
