Analysis of N+N Epi-Source Asymmetric Double Gate FD-SOI MOSFET

  • Narendra Yadava
  • Vimal K. Mishra
  • R. K. Chauhan
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 695)


The conventional scaling of device dimension uses high doping which leads to degraded mobility and large undesirable junction capacitances. This paper provides a new idea to overcome the short-channel effects (SCEs) in the MOSFETs whose gate length lies in the deep submicrometer range. Here asymmetric DG-FD-SOI MOSFET having N+N epi-source is proposed whose performance is analyzed. The ION/IOFF ratio of the proposed device is nearly 1010 which is good enough for fast switching applications.


  1. 1.
    International Technology Roadmap for Semiconductors. (2014)
  2. 2.
    Brews et al.: Generalized guide for MOSFET miniaturization. IEEE Electron Device Lett. EDL-1, 2 (1980)CrossRefGoogle Scholar
  3. 3.
    Yan, R.-H., Ourmazd, A., Lee, K.F.: Scaling the Si MOSFET: From Bulk to SOI to Bulk. IEEE Trans. Electron Devices 39(7), 1704–1710 (1992)CrossRefGoogle Scholar
  4. 4.
    Pearce, C.W., Yaney, D.S.: Short-channel effects in MOSFET’s. IEEE Electron Device Lett. EDL-6, 326–328 (1985)CrossRefGoogle Scholar
  5. 5.
    Xie, Q., Xu, J., Taur, y.: Review and critique of analytic models of MOSFET short-channel effects in subthreshold. IEEE Trans. Electron Devices 59, 1569–1579 (2012)CrossRefGoogle Scholar
  6. 6.
    Yamada, T., Nakajima, Y., Hanajiri, T., Sugano, T.: Suppression of drain-induced barrier lowering in silicon-on-insulator mosfets through source/drain engineering for low-operating-power system-on-chip applications. IEEE Trans. Electron Devices 60, 260–267 (2013)CrossRefGoogle Scholar
  7. 7.
    Mishra, V.K., Chauhan, R.K.: Performance analysis of modified source and tunnel diode body contact based fully-depleted silicon-on-insulator MOSFET for low power digital applications. JNO Am. Sci. Publ. 12(1), 59–66 (2017)Google Scholar
  8. 8.
    Suzuki, K., Pidin, S.: Short channel single-gate SOI-MOSFET model. IEEE Trans. Electron Devices 50(5), 1297–1305 (2003)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  • Narendra Yadava
    • 1
  • Vimal K. Mishra
    • 1
  • R. K. Chauhan
    • 1
  1. 1.Department of Electronics and Communication Engineering MMMUTGorakhpurIndia

Personalised recommendations