Abstract
In the literature, mixed radix FFT scheme has been proposed to facilitate the computation of FFT in parallel using multiple lower radix FFT modules. Alternately, the speed of the FFT can be increased using Radix-2 decimation-in-frequency (DIF) FFT algorithm with Multipath Delay Commutator (R2MDC) architecture. In this paper, a novel FFT scheme which combines the R2MDC architecture with the serial version of mixed radix FFT scheme is proposed. To study the efficacy of this approach, an 8-point FFT is implemented using R2MDC architecture. Using this, 16-point, 32-point and 64-point FFTs are realized with the serial version of mixed radix scheme and also using only R2MDC architecture on Xilinx Virtex-5 FPGA. From the implementation results, it is found that the hardware requirement for the proposed approach reduces by 25%–53% at the cost of speed compared to the other schemes reported in the literature including that using only R2MDC architecture. The proposed scheme is preferred for low sampling rate applications such as biomedical signal processing.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Oppenheim, A.V., Schafer, R.W., Buck, J.R.: Discrete-Time Signal Processing, 2nd edn. Prentice-Hall, NJ (1998)
Rao, K.R., Kim, D.N., Hwang, J.J.: Fast Fourier Transform: Algorithms and Applications. Signals and Communication Technology. Springer, Dordrecht (2010). https://doi.org/10.1007/978-1-4020-6629-0
Zonst, A.E.: Understanding the FFT, A Tutorial on the Algorithm and Software for Laymen. Citrus press
Yang, L., Chen, T.W.: A low power 64-point bit-serial FFT engine for implantable biomedical applications. In: Euromicro Conference on Digital System Design (DSD), pp. 383–389, August 2015
Ayinala, M., Brown, M., Parhi, K.K.: Pipelined parallel FFT architectures via folding transformation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(6), 1068–1081 (2012)
Xiao, Y., Zhao, W., Chen, L., Huang, S., Wang, Q.: Fast Quasi-synchronous harmonic algorithm based on weight window function — mixed radix FFT. In: 2016 IEEE International Workshop on Applied Measurements for Power Systems (AMPS), pp. 1–6, September 2016
Saenz, S.J., Raygoza, J.J., Becerra, E.C., Cisneros, S.O., Dominguez, J.R.: FPGA design and implementation of radix-2 fast fourier transform algorithm with 16 and 32 points. In: 2015 IEEE International Autumn Meeting on Power Electronics and Computing (ROPEC), pp. 1–6, November 2015
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
R, T., Settivari, S., B, V., M, B. (2017). FPGA Implementation of a Novel Area Efficient FFT Scheme Using Mixed Radix FFT. In: Kaushik, B., Dasgupta, S., Singh, V. (eds) VLSI Design and Test. VDAT 2017. Communications in Computer and Information Science, vol 711. Springer, Singapore. https://doi.org/10.1007/978-981-10-7470-7_9
Download citation
DOI: https://doi.org/10.1007/978-981-10-7470-7_9
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7469-1
Online ISBN: 978-981-10-7470-7
eBook Packages: Computer ScienceComputer Science (R0)