Abstract
In a typical bus system, 10% of the power dissipation is static or leakage and 90% is dynamic power. Hence, dynamic power dissipation reduction is main objective of our current research work. In our current research work, power dissipation is reduced in deep submicron (DSM) technology. It has been found that 75% of dynamic power dissipation is due to coupling transitions, whereas only 25% is due to self-transitions. This paper develops a novel technique, dual coding algorithm, in which inter-wire capacitance considers sufficiently and reduces the average power dissipation due to coupling transition approximately up to 50–66.66% with an additional area penalty. The effectiveness of coding method has been tested using MATLAB. Transmission results are tested on bus of system on chip which is simulated on Xilinx and implemented on FPGA.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Paul P. Sotiriadis and Anantha P. Chandrakasan, “A Bus Energy Model for Deep Submicron Technology,” IEEE transactions on VLSI systems, vol. 10, no. 3, June 2002.
J.V.R. Ravindra, Navya Chittarvu & M.B. Srinivas, “Energy Efficient Spatial Coding Technique for Low Power VLSI Applications,” IEEE, 27–29 Dec. 2006.
Ge Chen, Steven Duvall & Saeid Nooshabadi, “Analysis and Design of Memoryless Interconnect Encoding Scheme,” IEEE 2009.
J.V.R. Ravindra, K.S. Sainarayanan and M.B. Srinivas, “A Novel Bus Coding Technique for Low Power Data Transmission,” 2007.
Mircea R. Stan and Wayne P. Burleson, “Bus Invert Coding for Low Power I/O,” IEEE Transactions on Very Large Scale Integration System, Vol. 3, No.1, March 1995.
Deepika Agarwal, G. Nagendra Babu, B. K. Kaushik & S. K. Manhas, “Reduction of Crosstalk in RC Modeled Interconnects with Low Power Encoder,” Indian Institute of Technology, Roorkee, 2011 IEEE.
Ojashri Sharma, Aakash Saini, Sandeep Saini & Abhishek Sharma, “A Quadro Coding Technique to Reduce Self Transitions in VLSI Interconnects,” IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)2016.
A. Sathish, Dr. M. Madhavi Latha & Dr. K. Lal Kishore, “Efficient Crosstalk Reduction Technique for Data Bus,” International Journal of Computer Applications, Volume 28, No. 11, August 2011.
C. Raghunandan, K.S. Sainarayanan & M.B. Srinivas, “Area Efficient Bus Encoding Technique for Minimizing Simultaneous Switching Noise (SSN),” International Institute of Information Technology (IIIT), Hyderabad, India 2007 IEEE.
Xin Zhao, Xi Tian, ShaoShi Yan & Yongfeng Guan, “A novel low power bus coding technique for nanometer technology,” IEEE, 2007.
N. Vithya Lakshmi & M. Rajaram, “An Octo Coding Technique to Reduce Energy Transition in Low Power VLSI Circuits,” IJRET: International Journal of Research in Engineering and Technology, Volume: 02, Issue: 11, Nov 2013.
K.S. Sainarayanan, J.V.R. Ravindra, C. Raghunandan and M.B. Srinivas, “Coupling Aware Energy-Efficient Data Scrambling on Memory-Processor Interfaces,” Second International Conference on Industrial and Information Systems, ICIIS 2007, 8–11 August 2007, Sri Lanka.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Verma, T. (2018). A Dual-Coding Technique to Reduce Dynamic Power Dissipation in Deep Submicron (DSM) Technology. In: Perez, G., Tiwari, S., Trivedi, M., Mishra, K. (eds) Ambient Communications and Computer Systems. Advances in Intelligent Systems and Computing, vol 696. Springer, Singapore. https://doi.org/10.1007/978-981-10-7386-1_2
Download citation
DOI: https://doi.org/10.1007/978-981-10-7386-1_2
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7385-4
Online ISBN: 978-981-10-7386-1
eBook Packages: EngineeringEngineering (R0)