Abstract
One of the efficient ways to design a low power consumption logic style is the adiabatic logic circuits. This is far better than conventional CMOS logic in terms of power consumptions, delay, and efficiency. This paper explains the design of a 4-bit Barrel shifter using two different adiabatic logics, namely positive feedback adiabatic logic (PFAL) and pass transistor adiabatic logic (PAL). A Barrel shifter is effectively used in arithmetic and logical operations. PFAL utilizes positive feedback technique. The structure contains an adiabatic amplifier. The latch of PFAL is made by two PMOS and two NMOS transistors that avoid logic level degradation at output nodes. Energy recovery in the recovery phase of the clock supply results in a reduction in the power consumption. However, it is not suitable to the application where the delay is critical as the PFAL suffers from large switching time. PAL is a dual-rail adiabatic logic with low gate complexity. It also operates in two-phase power clock. With the use of PFAL and PAL logics, we are going to design 4-bit Barrel shifter. The circuit simulation is performed on Cadence Virtuoso using 180-nm CMOS technology. The parameters such as delay and power dissipation are calculated. From the simulation results obtained, it shows PAL adiabatic logic is more efficient than PFAL adiabatic logic because of reduction of non-adiabatic losses in PAL.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Singhal D, Saxena A, Noor A (2013) Adiabatic logic circuits: a retrospect. MIT Int J Electron Commun Eng 3(2)
Khandekar PD, Subbaraman S, Vinjamoori VR (2009) Quasi-adiabatic 2X2 barrel shifter. In: Fourth international conference on industrial and information systems, ICIIS 2009, 28–31 December 2009, Sri Lanka
Chaudhuri D, Kumari R (2015) Implementation of barrel shifter using adiabatic logic. Int J Innov Res Sci Eng Technol 4(9)
Oklobdˇzija VG, Maksimovi D (1997) Pass-transistor adiabatic logic using single power-clock supply. IEEE Trans Circuits Syst II Analog Digital Signal Process 44(10)
Mishra A, Singh N (2014) Low power circuit design using positive feedback adiabatic logic. Int J Sci Res (IJSR) 3(6)
Bhati P, Rizvi NZ (2016) Adiabatic logic: an alternative approach to low-power application circuits. In: International conference on electrical, electronics, and optimization techniques (ICEEOT)—2016
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Anantharaman, K., Manikandan, A.V.M. (2018). Adiabatic Techniques for Energy-Efficient Barrel Shifter Design. In: Li, J., Sankar, A., Beulet, P. (eds) VLSI Design: Circuits, Systems and Applications . Lecture Notes in Electrical Engineering, vol 469. Springer, Singapore. https://doi.org/10.1007/978-981-10-7251-2_4
Download citation
DOI: https://doi.org/10.1007/978-981-10-7251-2_4
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7250-5
Online ISBN: 978-981-10-7251-2
eBook Packages: EngineeringEngineering (R0)