Skip to main content

Designing 5T Embedded DRAM Cell for Ultra-Low-Power Low-Voltage Applications Based on Schmitt Trigger

  • Conference paper
  • First Online:
VLSI Design: Circuits, Systems and Applications

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 469))

  • 1103 Accesses

Abstract

In this proposal, we explained about 5T embedded DRAM cell which is designed based on Schmitt trigger concept. The proposed design is mainly useful for low-power, small-size applications with greatly reduced cost prize. Also, Schmitt trigger-based bit cells incorporate a built-in feedback mechanism which will be greatly useful for further nanoscaled devices. It was simulated using 45-nm CMOS process technology, and the obtained results prove that the design achieves increased read and write static noise margin (SNM) when compared with conventional 6T and 10T bit cells when powered with 0.9 V. The design also possesses lowest leakage power dissipation comparatively.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Kulkarni JP, Kim K, Roy K (2007) A 160 mV robust schmitt trigger based subthreshold SRAM. IEEE J. Solid-State Circ 42(10):2303–2313. doi:10.1109/JSSC.2007.897148

  2. Carlson I, Andersson S, Natarajan S, Alvandpour A (2004) A high density, low leakage, 5T SRAM for embedded caches. In: Proceedings of 30th European solid state circuits conference, pp 215–218, Sept 2004

    Google Scholar 

  3. Wang A, Calhoun BH, Chandrakasan AP (2006) Sub-threshold design for ultra low-power systems. Springer, New York

    Google Scholar 

  4. Chen J, Clark L, Chen T (2006) An ultra-low-power memory with a subthreshold power supply voltage. IEEE J Solid-State Circ 41:2344–2353

    Google Scholar 

  5. Zhao W et al (2006) New generation of predictive technology model for sub-45 nm design exploration. In: Proceedings of international symposium on quality electronics design, pp 585–590

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to V. Snigdha Chandrika .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Snigdha Chandrika, V., Maria Dominic Savio, M. (2018). Designing 5T Embedded DRAM Cell for Ultra-Low-Power Low-Voltage Applications Based on Schmitt Trigger. In: Li, J., Sankar, A., Beulet, P. (eds) VLSI Design: Circuits, Systems and Applications . Lecture Notes in Electrical Engineering, vol 469. Springer, Singapore. https://doi.org/10.1007/978-981-10-7251-2_11

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-7251-2_11

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-7250-5

  • Online ISBN: 978-981-10-7251-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics