Abstract
In this rapidly growing internet era, researchers are giving more and more attention toward robust, secure, and fast communication channels while hiding sensitive data. The concealment steps can be done through a spatial domain or the transform domain. This paper proposes a data hiding system with an adaptive Very Large-Scale Integration (VLSI) module to enhance the security and robustness of embedded data. The Field Programmable Gate Arrays (FPGA) implementation approach of data hiding technique provides not only pipelined and parallel operations, but also gives the perfect guard against malicious attacks. The proposed algorithm is implemented on a Xilinx Virtex 5 FPGA board. Further, the transform domain technique also optimizes memory space and reduces the execution time through pipelining. The performance of the implemented system is measured using different parameters like resource utilization, Mean Squared Error (MSE), and Peak Signal-to-Noise Ratio (PSNR).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Bassam Jamil Mohd, Thaier Hayajneh, et al “Wavelet-transform steganography: Algorithm and hardware implementation”, International journal of electronic security and digital forensics January 2013.
R. Sundararaman and Har Narayan Upadhyay, “Stego System on Chip with LFSR based Information Hiding Approach,” International Journal of Computer Application, Vol. 18, No.2, pp. 24–31, 2011.
Hemalatha Sa,1, U. Dinesh Acharyaa, “Wavelet transform based steganography technique to hide audio signals in image. Procedia Computer Science 47 (2015) 272–281. © 2015 The Authors. Published by Elsevier B.V.
Saeed Mahmoudpour, Sattar Mirzakuchaki, “Hardware Architecture for a Message Hiding Algorithm with Novel Randomizers”, International Journal of Computer Applications, Vol 37, No7, Jan 2012.
S. Al-Fahoum and M. Yaser Reversible Data Hiding Using Contrast Enhancement Approach International Journal of Image Processing (IJIP), Volume 7: Issue 3: 2013.
Mr. Jagadeesha, Mrs. Manjula, “FPGA Implementation X-Box Mapping for an Image Steganography Technique”, International Journal of Advanced Research in Electrical, Electronics, Instrumentation Engg. Vol.2 Issue 6, June 2013.
Hao Chen, Yu Chen, “A Survey on the Application of FPGA’s for Network Infrastructure Security”, IEEE Communications Surveys & Tutorials 2010.
Satwinder Singh and Varinder Kaur Attri, “State-of-the-art Review on Steganographic Techniques”, International Journal of Signal Processing, Image Processing and Pattern Recognition Vol.8, No.7 (2015), pp. 161–170.
Rinita Roy, SumitLaha, “Optimization Stego Image rataining secret information using Genetic Algorith with 8-connected PSNR”, Published by Elsevier B. V. 2015.
Ammar Odeh, Khaled Elleithy, Miad Faezipour, “A Reliable and Fast Real-Time Hardware Engine for Text Steganography” from https://www.researchgate.net/publication/262013703.
Dr. S Sivasubramanian, Dr, Janardhana Raju, “Advanced Embedding of Information by Secure Key Exchange via Trusted Third Party using Steganography”, International Journal of Latest Research in Science and Technology Vol., 2 Issue 1 Page No. 536–540, 2013.
XzMin Wu, et al. “Data Hiding in Image and Video: Part I—Fundamental Issues and Solutions”, IEEE Transactions on Image Processing, vol. 12, no. 6, June 2003.
Y. K. Lin, “High capacity reversible data hiding scheme based upon discrete cosine transformation,” Journal of Systems and Software, vol. 85, no. 10, pp. 2395–2404, 2012.
Shabir A. Parah, Javaid A. Sheikh and G.M. Bhat, “Data Hiding in Intermediate Significant Bit Planes, A High Capacity Blind Steganographic Technique,” IEEE International Conference on Emerging Trends in Science, Engineering and Technology, pp. 192–197, 2012.
Edgar Gomez-Hernandez, Claudia Feregrino-Uribe, Rene Cumplido, “FPGA Hardware Architecture of the SteganographicConText Technique”, 18th ICECC,0–7695-3120-2/2008IEEE.
Hala A. Faroul, MagdiSaeb, “An Improved FPGA Implementation of the MHHEA for Data Communication Security”, proceeding of the Design, 1530–1591/05, IEEE.
Po-Yueh Chen, Hung-Ju Lin, “A DWT based Approach for Image Steganography”, International Journal of Applied Science and Engineering 2006, Vol. 4 No-3, Page No 275–290, 2006.
H.B. Kekre, A. Athawale, “Performance Comparison of DCT and Walsh Transform for Steganography”, International Conf& Workshop on Emerging Trends in Technology, 2010.
Maninder Singh Rana, Bhupender Singh Sangwan, “Art of Hiding: An Introduction to Steganography”, International Journal Of Engineering And Computer Science Vol. 1, Issue 1, Page No. 11–12, Oct 2012.
Dr. S Sivasubramanian, Dr, JanardhanaRaju, “Advanced Embedding of Information by Secure Key Exchange via Trusted Third Party using Steganography”, International Journal of Latest Research in Science and Technology Vol., 2 Issue 1 Page No. 536–540, 2013.
BassamJamilMohd, Sa’ed Abed, et. at., “Analysis and Modeling of FPGA Implementations of Spatial Steganography Methods” article in journal of circuits system and computers. February 2014.
Multiplexed Stego path on reconfigurable hardware: A novel random approach, BalakrishnanRamalingam, Rengarajan Amitharajan, John Bosco Balaguru Rayappan, Elsevier (science direct) 2016.
S. Raveendra Reddy and S. M. Sakthivel, “A FPGA Implementation of Dual Images based Reversible Data Hiding Technique using LSB Matching with Pipelining”, Indian Journal of Science and Technology, Vol 8(25) IJST/2015/v8i25/80980, October 2015.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Desai, L.R., Mali, S.N. (2018). VLSI-Based Data Hiding with Transform Domain Module Using FPGA. In: Bhalla, S., Bhateja, V., Chandavale, A., Hiwale, A., Satapathy, S. (eds) Intelligent Computing and Information and Communication. Advances in Intelligent Systems and Computing, vol 673. Springer, Singapore. https://doi.org/10.1007/978-981-10-7245-1_42
Download citation
DOI: https://doi.org/10.1007/978-981-10-7245-1_42
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7244-4
Online ISBN: 978-981-10-7245-1
eBook Packages: EngineeringEngineering (R0)