Abstract
Necessity to test the logic circuits has increased rapidly due to the increase in number of applications being hosted on a single chip. This in turn has demanded the design of testing architectures which are capable of providing high fault coverage with less resource utilization and minimal power usage. Cellular Automata Logic Block Observer (CALBO), a technique homologous to Built-In Logic Block Observer (BILBO), has been considered in this paper to test the routers which are considered as important components of a Network-on-Chip (NoC) architecture. The resource utilization and power report of the design have been successfully generated to list out the advantages of the CALBO in comparison to BILBO for the architecture considered.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
G. Strawn, C. Strawn, “Moores law at fifty,” IT Professional, vol. 17, no. 6, pp. 69–72, 2015.
Stephen Wolfram, “A New Kind of Science”, Wolfram Media Inc., 2001.
C. Rozon and H. T. Mouftah, “Pseudo-random testing of CMOS ternary logic circuits,” [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic, Palma de Mallorca, Spain, 1988, pp. 316–320.
P. D. Hortensius, R. D. McLeod and B. W. Podaima, “Cellular automata circuits for built-in self-test,” in IBM Journal of Research and Development, vol. 34, no. 2.3, pp. 389–405, March 1990.
G. Jervan, T. Shchenova and R. Ubar, “Hybrid BIST Scheduling for NoC-Based SoCs,” 2006 NORCHIP, Linkoping, 2006, pp. 141–144.
Chun-Lung Hsu and Chang-Hsin Cheng, “Low-Power built-in logic block observer realization for BIST applications,” 2007 7th International Conference on ASIC, Guilin, 2007, pp. 994–997.
K. Namba and H. Ito, “Soft Error Tolerant BILBO FF,” 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems, Kyoto, 2010, pp. 73–81.
E. Sadredini, M. Najafi, M. Fathy and Z. Navabi, “BILBO-friendly hybrid BIST architecture with asymmetric polynomial reseeding,” The 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS 2012), Shiraz, Fars, 2012, pp. 145–149.
L. Gao, Y. Zhang and J. Zhao, “BIST using Cellular Automata as test pattern generator and response compaction”, Consumer Electronics, Communications and Networks (CECNet), 2012 2nd International Conference on, Yichang, 2012, pp. 200–203.
S. M. Waseem and A. Fatima, “Pursuance measures of CRA & HRA for 3D networks on a 7-port router schema,” 2015 International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, 2015, pp. 0055–0061.
M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Springer, 2000.
Stephen Wolfram, “Random sequence generation by cellular automata”, Advances in Applied Mathematics, vol. 7, Issue 2, 1986, pp. 123–169.
A. Fatima and S. M. Waseem, “Cellular Automata based Built-In-Self Test implementation for Star Topology NoC,” 2017 11th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, 2017, pp. 45–48.
P. D. Hortensius, R. D. McLeod and H. C. Card, “Cellular automata-based signature analysis for built-in self-test,” in IEEE Transactions on Computers, vol. 39, no. 10, pp. 1273–1283, Oct 1990.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Waseem, S.M., Fatima, A. (2018). Cellular Automata Logic Block Observer Based Testing for Network-on-Chip Architecture. In: Bhalla, S., Bhateja, V., Chandavale, A., Hiwale, A., Satapathy, S. (eds) Intelligent Computing and Information and Communication. Advances in Intelligent Systems and Computing, vol 673. Springer, Singapore. https://doi.org/10.1007/978-981-10-7245-1_3
Download citation
DOI: https://doi.org/10.1007/978-981-10-7245-1_3
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7244-4
Online ISBN: 978-981-10-7245-1
eBook Packages: EngineeringEngineering (R0)