Abstract
The proposed work has a test pattern generator for built-in self-test (BIST) based applications along with test data compression. Test patterns are produced with desired levels of toggling and improved fault coverage is obtained when compared with BIST-based pseudorandom pattern generators (PRPG). The pattern generator comprises of a pseudorandom pattern generation unit, a toggle generation and control unit, a hold register unit. Preselected toggling (PRESTO) generator allows user defined levels of toggling. The pattern generator is a linear finite state machine which drives a phase shifter, which reduces correlation of patterns. This paper proposes a test compression method which elevates the compression efficiency that has not been obtained by conventional compression techniques. It does not need any core logic modifications like test point insertion and thus the compression technique is nonintrusive. This hybrid technique of BIST along with test compression achieves fault coverage above 90%. Experimental results are obtained for ISCAS 85, ISCAS 89 and ITC 99 standard benchmark circuits. The PRESTO generator can effectively function as a decompressor also and hence area is reduced.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Filipek, M., Mukharjee, N., Mrugalski, G.: Low power programmable PRPG with test compression capabilities. IEEE Trans. Very Large Scale Integr. 23(6), 1063–1076 (2015)
Gerstendorfer, S., Wunderlich, H.: Minimized power consumption for scan-based BIST. In: Proceedings of International Test Conference (ITC), pp. 77–84 (1999)
Touba, N.A.: Survey of test vector compression techniques. IEEE Design Test 23(4), 294–303 (2006)
Wang, S., Gupta, S.K.: DS-LFSR: a BIST TPG for low switching activity. IEEE Trans. Comput. Aided Design Integr. Circ. Syst. 21(7), 842–851 (2002)
Girard, P., Guiller, L., Landrault, C., Pravossoudovitch, S., Wunderlich, H.-J.: A modified clock scheme for a low power BIST test pattern generator. In: Proceedings of the 19th IEEE VLSI Test Symposium (VTS), pp. 306–311 (2001)
Wang, S., Gupta, S.K.: LT-RTPG: a new test-per-scan BIST TPG for low switching activity. IEEE Trans. Comput. Aided Design Integr. Circ. Syst. 25(8), 1565–1574 (2006)
Abu-Issa, A.S., Quigley, S.F.: Bit-swapping LFSR for low-power BIST. Electron. Lett. 44(6), 401–402 (2008)
Das, D., Touba, N.A.: Reducing test data volume using external/LBIST hybrid test patterns. In: Proceedings of International Test Conference (ITC), pp. 115–122 (2000)
Chandra, A., Chakrabarty, K.: System-on-a-chip test-data compression and decompression architectures based on Golomb codes. IEEE Trans. Comput. Aided Design 20(3), 355–368 (2001)
Anita, J.P., Sudheesh, P.: Test power reduction and test pattern generation for multiple faults using zero suppressed decision diagrams. Int. J. High Perform. Syst. Archit. 6(1), 51–60 (2016)
Hakmi, A.-W., et al.: Programmable deterministic built-in self-test. In: Proceedings of IEEE VLSI Test Symposium (VTS), pp. 1–9 (2007)
Jas, A., Touba, N.A.: Test vector compression via cyclical scan chains and its application to testing core-based designs. In: Proceedings of International Test Conference, pp. 458–464 (1998)
Rajski, J., Tyszer, J., Kassab, M., Mukherjee, N.: Embedded deterministic test. IEEE Trans. CAD 23, 776–792 (2004)
Asokan, A., Anita, J.P.: Burrows wheeler transform based test vector compression for digital circuits. Indian J. Sci. Technol. 9(30) (2016)
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Roy, A., Anita, J.P. (2017). Pattern Generation and Test Compression Using PRESTO Generator. In: Thampi, S., Martínez Pérez, G., Westphall, C., Hu, J., Fan, C., Gómez Mármol, F. (eds) Security in Computing and Communications. SSCC 2017. Communications in Computer and Information Science, vol 746. Springer, Singapore. https://doi.org/10.1007/978-981-10-6898-0_23
Download citation
DOI: https://doi.org/10.1007/978-981-10-6898-0_23
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-6897-3
Online ISBN: 978-981-10-6898-0
eBook Packages: Computer ScienceComputer Science (R0)