Skip to main content
SpringerLink
Log in

Efficient Method to Implement Arithmetic Operations Using Binary Logarithmic Algorithms for Reduced Circuit Complexity with Error Analysis

  • Conference paper
  • First Online:
Book cover Intelligent Communication, Control and Devices

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 624))

  • 2129 Accesses

Abstract

An algorithm is developed for arithmetic operation with reduced circuit complexity and memory by using binary logarithm operations, and along with this comparative error analysis of logarithmic multiplier is discussed. Since logarithm of a binary number is approximated by shifting and counting the bits itself, thus no look-up table (LUT) or logic cell is required but errors are introduced which can be reduced based on parallel computation.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

References

  1. Demetrious K. Kostopoulos “An Algorithm for Computation of Binary Logarithm”, IEEE transaction on electronic computer, vol 40, No. 11, November 1991.

    Google Scholar 

  2. John N. Mitchell, “Computer Multiplication and Division using Binary Logarithm”, IEEE transaction on electronic computer August 1962.

    Google Scholar 

  3. Mahalingum and N. Rangantathan “Improving accuracy in Binary logarithm using operand Decomposition.” IEEE Transaction on Computers, Vol. 55 No. 2, pp 1523–1535, December 2016.

    Google Scholar 

  4. Tso-Bing Juang, Han-Lung-Kuo and Kai-Shaing, Jan “ Lower error and area efficient antilogarithmic converters with bit correction Schemes.” Journal of the Chinese Institute of Engineers, 2015.

    Google Scholar 

  5. P. Saha, A. Banerjee, A. Dandapat and P. Bhattacharya “High speed multipler using high accuracy floating point logarithmic number system”. Scientia Iranica Transaction D: Computer Science and Engineering and Electrical Engineering, Vol 21 No.3, pp. 826–841, 2014

    Google Scholar 

  6. R. K. Agrawal, and H. M. Kittur,” ASIC Based Logarithmic Multiplier using iterative pipelined architecture,” IEEE Conference on information & Communication Technologies (ICT) pp. 362–366 2013.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Amity School of Engineering and Technology, Amity University, Noida, 201303, Uttar Pradesh, India

    Sayyed Waize Ali, Manish Sharma & M. R. Tripathy

Authors
  1. Sayyed Waize Ali
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Manish Sharma
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. M. R. Tripathy
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sayyed Waize Ali .

Editor information

Editors and Affiliations

  1. Institute of Robotics Technology (R&D), University of Petroleum and Energy Studies, Dehradun, Uttarakhand, India

    Rajesh Singh

  2. Department of Electronics & Instrumentation Engineering, University of Petroleum and Energy Studies, Dehradun, Uttarakhand, India

    Sushabhan Choudhury

  3. Department of Electronics & Instrumentation Engineering, University of Petroleum and Energy Studies, Dehradun, Uttarakhand, India

    Anita Gehlot

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Ali, S.W., Sharma, M., Tripathy, M.R. (2018). Efficient Method to Implement Arithmetic Operations Using Binary Logarithmic Algorithms for Reduced Circuit Complexity with Error Analysis. In: Singh, R., Choudhury, S., Gehlot, A. (eds) Intelligent Communication, Control and Devices. Advances in Intelligent Systems and Computing, vol 624. Springer, Singapore. https://doi.org/10.1007/978-981-10-5903-2_93

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-5903-2_93

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-5902-5

  • Online ISBN: 978-981-10-5903-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation