A High-Throughput FPGA-Based Architecture for Advanced Encryption Standard: AES-512 Using Pre-ciphered Lookup Table

  • Vivek Kumar
  • Purnendu Shekhar Pandey
  • Praful Ranjan
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 624)


This paper proposes an FPGA architecture for a 512-bit AES implementation using a pre-ciphered lookup table approach. The hardware realization uses a 512-bit block message and a 512-bit key. The architecture is designed to give an increased throughput for applications were session keys are used for communication. The architecture exploits the fact that session key does not change for substantial duration for an entire session; therefore, a pre-ciphered lookup table can be used to enhance the encryption throughput. The design is suitable for applications where communication is performed in sessions and the key does not alter frequently, such as HTTP, Telnet remote login session in the application layer. An FPGA architecture is developed using Verilog HDL and synthesized using Virtex-7 device which shows a 290.71% increase in the throughput achieved in comparison with the previous implementation.


Session key Advanced encryption standard Crypto-accelerator Symmetric key encryption 


  1. 1.
    Daemon J, Rijmen V. The Rijndael Block Cipher AES Proposal. NIST, Version. 1999 Mar; 2.Google Scholar
  2. 2.
    Parikh C, Patel P. Performance evaluation of AES algorithm on various development platforms. In 2007 IEEE International Symposium on Consumer Electronics 2007 Jun 20 (pp. 1–6). IEEE.Google Scholar
  3. 3.
    Liberatori M, Otero F, Bonadero JC, Castieira J. Aes-128 cipher. High speed, low cost FPGA implementation. In 2007 3RD Southern Conference on Programmable Logic 2007 Feb (pp. 195–198). IEEE.Google Scholar
  4. 4.
    Orlic VD, Peric M, Banjac Z, Milicevic S. Some aspects of practical implementation of AES 256 crypto algorithm. In Telecommunications Forum (TELFOR), 2012 20th 2012 Nov 20 (pp. 584–587). IEEE.Google Scholar
  5. 5.
    Chang CJ, Huang CW, Chang KH, Chen YC, Hsieh CC. High throughput 32-bit AES implementation in FPGA. InCircuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on 2008 Nov 30 (pp. 1806–1809). IEEE.Google Scholar
  6. 6.
    Gao X, Lu E, Li L, Lang K. LUT-based FPGA Implementation of SMS4/AES/Camellia. In Embedded Computing, 2008. SEC’08. Fifth IEEE International Symposium on 2008 Oct 6 (pp. 73–76). IEEE.Google Scholar
  7. 7.
    Guo Z, Li G, Liu Y. Dynamic reconfigurable implementations of AES algorithm based on pipeline and parallel structure. In Computer and Automation Engineering (ICCAE), 2010 The 2nd International Conference on 2010 Feb 26 (Vol. 3, pp. 257–260). IEEE.Google Scholar
  8. 8.
    Abdel-hafeez S, Sawalmeh A, Bataineh S. High performance AES design using pipelining structure over GF ((2 4) 2). In Signal Processing and Communications, 2007. ICSPC 2007. IEEE International Conference on 2007 Nov 24 (pp. 716–719). IEEE.Google Scholar
  9. 9.
    Moh’d A, Jararweh Y, Tawalbeh LA. AES-512: 512-bit Advanced Encryption Standard algorithm design and evaluation. In Information Assurance and Security (IAS), 2011 7th International Conference on 2011 Dec 5 (pp. 292–297). IEEE.Google Scholar
  10. 10.
    Wolkerstorfer J, Oswald E, Lamberger M. An ASIC implementation of the AES SBoxes. In Cryptographers Track at the RSA Conference 2002 Feb 18 (pp. 67–78). Springer Berlin Heidelberg.Google Scholar
  11. 11.
    Elbirt AJ, Yip W, Chetwynd B, Paar C. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2001 Aug; 9(4):545–57.Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  • Vivek Kumar
    • 1
  • Purnendu Shekhar Pandey
    • 2
  • Praful Ranjan
    • 2
  1. 1.Department of Computer Science and EngineeringTHDC Institute of Hydropower Engineering and TechnologyTehriIndia
  2. 2.Department of Electronics and Communication EngineeringTHDC Institute of Hydropower Engineering and TechnologyTehriIndia

Personalised recommendations