Analysis of Sub-threshold Inverter and 6T SRAM Cell for Ultra-Low-Power Applications

  • D. Sudha
  • Sreenivasa Rao Ijjada
  • Ch. Santhirani
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 624)


Rapid growth in semiconductor technology extends its applications in the fields of space and communications extensively. VLSI circuits with increased functionality and reduced area is the key factor in the applications. Device scaling yields integration of more functionality, hence increases the portability. Device scaling causes more leakages, and hence wasting more power in the steady state, consequently battery life in those systems reduced very critically. In recent years, the signficant use of battery-operated devices leads to the importance of low-power circuit design. This motivates the design of ultra-low power VLSI circuits in the scaled devices. Reduced supply voltage VDD can minimize the energy per operation, active power and leakages, but which are affected by DIBL. And decreased VDD forces the device performance very slow, which causes to increase the power-delay product (PDP). To maintain lowest possible amount point of PDP, it is necessary to operate the devices in its sub-threshold region. In this work, we described the design procedure of sub-threshold inverter and 6T SRAM cell. We used Cadence Virtuoso tools and GPDK 45 nm technology files.


Inverter Weak inversion Strong inversion SCEs Power-delay product SRAM 


  1. 1.
    Keejong Kim Mahmoodi, H. Roy, K. Purdue Univ., Lafayette “A Low-Power SRAM Using Bit-Line Charge-Recycling” IEEE J. Solid-State Circuits, vol. 43, pp. 446–459, Feb. 2008Google Scholar
  2. 2.
    Bo Zhai, Sanjay Pant, Leyla Nazhandali, Scott Hanson, Javin Olson, Anna Reeves, Michael Minuth, Ryan Helfand, Todd Austin, “Energy-Efficient Subthreshold Processor Design” IEEE Transactions on VLSI Systems, Vol. 17, NO. 8, 2009Google Scholar
  3. 3.
    A. Pajkanovic, T. Kazmierski and B. Dokic “Adiabatic Digital Circuits Based on Sub-threshold Operation of Pass transistor and Slowly Ramping Signals,” Proceedings of Small Systems Simulation Symposium, 2012Google Scholar
  4. 4.
    M.R. Bagheri “ Ultra Low Power Sub-threshold bridge style adder in nanometer technology” Canadian Journal on Electrical and Electronics Engineering, vol. 2, no. 7, pp. 294–299, 2011Google Scholar
  5. 5.
    A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low- power CMOS digital design,” IEEE J. Solid-State Circuits, vol. 27, pp. 473–484, Apr. 1992Google Scholar
  6. 6.
    K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, “Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits,” Proceedings of the IEEE, vol. 91, no. 2, Feb. 2003Google Scholar
  7. 7.
    A. Wang, B. H. Calhoun and A. Chandrakasan, Sub-threshold design for ultra-low-power systems, Springer publishers, 2005Google Scholar
  8. 8.
    Srinivasa Rao.Ijjada, S.V.Sunil Kumar, M. Dinesh Reddy, Sk.Abdul Rahaman, Dr.V. Malleswara Rao “Design of low power and high speed Inverter” International Journal of Distributed and Parallel Systems (IJDPS) Vol. 2, No. 5, September 2011Google Scholar
  9. 9.
    Srinivasa Rao.Ijjada, Raghavendra Sirigiri, B.S.N.S.P. Kumar, V. Malleswara Rao “Design of high efficient & Low Power basic Gates in Sub-threshold region” International Journal of Advances in Engineering & Technology, May 2011Google Scholar
  10. 10.
    Priya Gupta, Anu Gupta, Abhijit Asati “A review on ultra low power design technique” IJCST, vol-4, issue-2, 2013Google Scholar
  11. 11.
    J. Rabaey, Low Power Design Essentials, Springer publications, 2009Google Scholar
  12. 12.
    J. Rabaey, Digital Integrated Circuit Design by Jan M. Rabaey, Anantha P. Chandrakasan, Borivoje Nikolić, Borivoje Nikolić, Pearson Education, 2003Google Scholar
  13. 13.
    A. P. Chandrakasan and R.W. Brodersen, “Minimizing power consumption in digital CMOS circuits,” Proc. IEEE, vol. 83, pp. 498–523, Apr. 1995Google Scholar
  14. 14.
    S. Kang, “Elements of Low Power Design for Integrated Systems,” ISLPED ’03, August, 2003Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2018

Authors and Affiliations

  • D. Sudha
    • 1
  • Sreenivasa Rao Ijjada
    • 2
  • Ch. Santhirani
    • 3
  1. 1.Department of Electronics and Communication EngineeringAcharya Nagarjuna UniversityGunturIndia
  2. 2.Department of Electronics and Communication EngineeringGITAM Institute of Technology, GITAM UniversityVisakhapatnamIndia
  3. 3.Department of Electronics and Communication EngineeringSVH College of EngineeringMachilipatnamIndia

Personalised recommendations