Abstract
Digital device are playing a crucial role in everyone’s life, hence, they are seeking for compact and high-performance devices which can be handled easily. For this researchers made drastic changes to the technology by scaling down the device for lesser area and high performance, but beyond some limit the CMOS device turned in opposite by showing short-channel effects. To subdue them, we design FinFET using TCAD tools, which has superior control over the channel and displays higher performance even after scaling to lower dimensions.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
SUNG MO (STEVE) ANG and Yusuf Leblebigi.: CMOS Digital Integrated Circuits Analysis and Design.
Vaidy Subramanian, Bertrand Parvais, Jonathan Borremans, Abdelkarim Mercha, Dimitri Linten, Piet Wambacq.: Planar Bulk MOSFETs Versus FinFETs: An Analog/RF Perspective, IEEE Transactions on Electron Devices.
Xiaoxia Wu Feng Wang Yuan.: Analysis Of Subthreshold Finfet Circuits For Ultra-Low Power Design, The Pennylvania State University, USA.
http://www.inst.eecs.berkeley.edu/~ee130/sp06/chp7full.pdf: MOSFET Technology Scaling, Leakage Current, and Other Topics.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ijjada, S.R., Mannepalli, C., Hameed Pasha, M. (2018). FinFET Modelling Using TCAD. In: Satapathy, S., Bhateja, V., Chowdary, P., Chakravarthy, V., Anguera, J. (eds) Proceedings of 2nd International Conference on Micro-Electronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 434. Springer, Singapore. https://doi.org/10.1007/978-981-10-4280-5_21
Download citation
DOI: https://doi.org/10.1007/978-981-10-4280-5_21
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-4279-9
Online ISBN: 978-981-10-4280-5
eBook Packages: EngineeringEngineering (R0)