Advertisement

Analysis of Reconfigurable Fabric Architecture with Cryptographic Application Using Hashing Techniques

  • Manisha KhorgadeEmail author
  • Pravin Dakhole
Conference paper
  • 293 Downloads
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 555)

Abstract

Coarse-Grained Reconfigurable Architecture (CGRA) is currently receiving attention as it is a strong emerging class with excellent performance as well as flexibility in fabrication. System building blocks uses the entire range of components is available as choices for. The Reconfigurable fabric (RF) will be offered as an important building block for complex system design, CGRA processor. This paper gives an innovative design of reconfigurable fabric (RF) performing with parallel processing techniques. Cryptographic hash function is a hash function which cannot be inverted practically, to regenerate the input data from its hash value alone. RF having 16 processing elements (PE) in mesh-type topology for single dimensional processing of encryption technique. The analyzing parameters for this design are power, processing speed and area on various FPGAs.

Keywords

Reconfigurable fabric Crypto graphical application Hashing techniques Interconnectivity mesh FPGA 

References

  1. 1.
    “High-level Modelling and Exploration of Coarse-grained Re-configurable Architectures”, Amupam Chattopadhyay, Design, Automation and Test in Europe, DATE 2008, Munich, Germany, March 10–14, 2008Google Scholar
  2. 2.
    Hyunchul Park, Kevin Fan, “Modulo Graph Embedding: Mapping Applications onto Coarse Grained Reconfigurable Architectures”, Proceedings of the 2006 - dl.acm.org/
  3. 3.
    “Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture”, Yoonjin Kim, Rabi N. Mahapatra, Ilhyun Park, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 5, MAY 2009Google Scholar
  4. 4.
    “Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture”, Yoonjin Kim, , Rabi N. Mahapatra, Ilhyun Park, IEEE, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 10, OCTOBER 2010Google Scholar
  5. 5.
    “A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors” Kingshuk Karuri, Anupam Chattopadhyay, Xiaolin Chen, David Kammler, Ling Hao, Rainer Leupers, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 10, OCTOBER 2008Google Scholar
  6. 6.
    “Reducing Control Power in CGRAs with Token Flow”, Hyunchul Park, Yongjun Park, and Scott Mahlke, DATE 2008Google Scholar
  7. 7.
    Allan Carroll, Stephen Friedman, “Designing a Coarse-grained Reconfigurable Architecture for Power Efficiency”, proceeding 8 Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, pages 161–170Google Scholar
  8. 8.
    “A Coarse Grained Reconfigurable Architecture Framework supporting Macro-Dataflow Execution”, thesis submitted Keshavan Varadarajan, december 2012 at IIS, BangaloreGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2017

Authors and Affiliations

  1. 1.YCCENagpurIndia

Personalised recommendations